{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T02:49:06Z","timestamp":1768704546141,"version":"3.49.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/sbcci.2012.6344439","type":"proceedings-article","created":{"date-parts":[[2012,11,15]],"date-time":"2012-11-15T17:13:49Z","timestamp":1352999629000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Topological impact on latency and throughput: 2D versus 3D NoC comparison"],"prefix":"10.1109","author":[{"given":"Yan","family":"Ghidini","sequence":"first","affiliation":[]},{"given":"Thais","family":"Webber","sequence":"additional","affiliation":[]},{"given":"Edson","family":"Moreno","sequence":"additional","affiliation":[]},{"given":"Ivan","family":"Quadros","sequence":"additional","affiliation":[]},{"given":"Rubem","family":"Fagundes","sequence":"additional","affiliation":[]},{"given":"Cesar","family":"Marcon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057669"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/POLYTR.2001.973276"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"ref5","first-page":"278","article-title":"3D Integration for NoC-based SoC Architectures","author":"sheibanyrad","year":"2011","journal-title":"Springer"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2011.5929995"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/BWCCA.2010.50"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071456"},{"key":"ref9","first-page":"839","article-title":"Prediction-Based Flow Control for Network-on-Chip Traffic","author":"ogras","year":"2006","journal-title":"DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"}],"event":{"name":"25th Symposium on Integrated Circuits and Systems Design (SBCCI 2012)","location":"Brasilia","start":{"date-parts":[[2012,8,30]]},"end":{"date-parts":[[2012,9,2]]}},"container-title":["2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6337025\/6344418\/06344439.pdf?arnumber=6344439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,22]],"date-time":"2019-03-22T03:40:52Z","timestamp":1553226052000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6344439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2012.6344439","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}