{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:33:59Z","timestamp":1761323639496},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/sasp.2009.5226328","type":"proceedings-article","created":{"date-parts":[[2009,9,2]],"date-time":"2009-09-02T09:41:09Z","timestamp":1251884469000},"page":"114-121","source":"Crossref","is-referenced-by-count":9,"title":["Introducing control-flow inclusion to support pipelining in custom instruction set extensions"],"prefix":"10.1109","author":[{"given":"Marcela","family":"Zuluaga","sequence":"first","affiliation":[]},{"given":"Theo","family":"Kluter","sequence":"additional","affiliation":[]},{"given":"Philip","family":"Brisk","sequence":"additional","affiliation":[]},{"given":"Nigel","family":"Topham","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566456"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450191"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176321"},{"key":"15","first-page":"124","article-title":"alps: an algorithm for pipeline data path synthesis","author":"karri","year":"1991","journal-title":"Micro"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397261"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146924"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669501"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951730"},{"journal-title":"Eembc releases first benchmarks","year":"2000","author":"halfhill","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/144965.144998"},{"key":"20","first-page":"334","article-title":"a model for hardware realization of kernel loops","author":"liao","year":"2003","journal-title":"FPL"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/43.959864"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086300"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084908"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991124"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906457"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1990.130021"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289905"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.890582"},{"key":"2","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1145\/775832.775897","article-title":"automatic application-specific instruction-set extensions under microarchitectural constraints","author":"atasu","year":"2003","journal-title":"DAC'03 Proceedings of the 40th conference on Design automation"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"journal-title":"AR Compact-ISA Programmer's Reference Manual","year":"2005","author":"san jose","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003280"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884050"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253189"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023844"},{"key":"5","first-page":"248","article-title":"instruction-level parallelism for reconfigurable computing","author":"callahan","year":"1998","journal-title":"Proc International Workshop on Field Programmable Logic"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/43.908452"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176791"},{"key":"9","first-page":"219","article-title":"cost sensitive modulo scheduling in a loop accelerator synthesis system","author":"fan","year":"2005","journal-title":"MICRO 38 Proceedings of the 38th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"8"}],"event":{"name":"2009 IEEE 7th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2009,7,27]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2009,7,28]]}},"container-title":["2009 IEEE 7th Symposium on Application Specific Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5209559\/5226326\/05226328.pdf?arnumber=5226328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T04:55:42Z","timestamp":1633841742000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5226328\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/sasp.2009.5226328","relation":{},"subject":[],"published":{"date-parts":[[2009,7]]}}}