{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:22:12Z","timestamp":1730294532193,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/sam.2014.6882410","type":"proceedings-article","created":{"date-parts":[[2014,9,2]],"date-time":"2014-09-02T17:36:06Z","timestamp":1409679366000},"page":"337-340","source":"Crossref","is-referenced-by-count":1,"title":["Energy profiling of FPGA-based PHY-layer building blocks encountered in modern wireless communication systems"],"prefix":"10.1109","author":[{"given":"Nikolaos","family":"Bartzoudis","sequence":"first","affiliation":[]},{"given":"Oriol","family":"Font-Bach","sequence":"additional","affiliation":[]},{"given":"Miquel","family":"Payaro","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Pascual-Iserte","sequence":"additional","affiliation":[]},{"given":"Javier","family":"Rubio","sequence":"additional","affiliation":[]},{"given":"Juan Jose Garcia","family":"Fernandez","sequence":"additional","affiliation":[]},{"given":"Ana Garcia","family":"Armada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/WiMOB.2012.6379060"},{"key":"2","article-title":"Prototying processing-demanding physical layer systems featuring single or multi-antenna schemes","author":"font-bach","year":"2011","journal-title":"Proceedings of 19th European Signal Processing Conference (EUSIPCO)"},{"key":"10","article-title":"Power methodology guide","volume":"13","year":"2011","journal-title":"Xilinx (UG786)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645585"},{"key":"7","article-title":"Impact of different power reduction techniques at architectural level on modern FPGAs","author":"blasinski","year":"2010","journal-title":"LASCAS2011 - Latin American Symposium on Circuits and Systems"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001237"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1155\/ES\/2006\/31605"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831478"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2013.2245036"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132694"},{"key":"11","article-title":"Reducing switching power with intelligent clock gating","volume":"1","year":"2013","journal-title":"Xilinx White Paper"},{"key":"12","article-title":"Energy efficiency analysis of the reference systems, areas of improvements and target breakdown","volume":"2","year":"2010","journal-title":"INFSO-ICT-247733 EARTH Deliverable"}],"event":{"name":"2014 IEEE 8th Sensor Array and Multichannel Signal Processing Workshop (SAM)","start":{"date-parts":[[2014,6,22]]},"location":"A Coruna, Spain","end":{"date-parts":[[2014,6,25]]}},"container-title":["2014 IEEE 8th Sensor Array and Multichannel Signal Processing Workshop (SAM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6878054\/6882319\/06882410.pdf?arnumber=6882410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T13:11:48Z","timestamp":1490274708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6882410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/sam.2014.6882410","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}