{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T08:42:17Z","timestamp":1765960937840},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/recosoc.2016.7533892","type":"proceedings-article","created":{"date-parts":[[2016,8,8]],"date-time":"2016-08-08T16:28:55Z","timestamp":1470673735000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Address interleaving for low-cost NoCs"],"prefix":"10.1109","author":[{"given":"Miltos D.","family":"Grammatikakis","sequence":"first","affiliation":[]},{"given":"Kyprianos","family":"Papadimitriou","sequence":"additional","affiliation":[]},{"given":"Polydoros","family":"Petrakis","sequence":"additional","affiliation":[]},{"given":"Marcello","family":"Coppola","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Soulie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Tech Rep","article-title":"Optimizing Memory Performance of Lenovo Servers based on Intel Xeon E7v3 Processor","year":"2016","key":"ref10"},{"year":"0","key":"ref11"},{"year":"0","key":"ref12"},{"key":"ref13","article-title":"On-chip Networks for Mixed-Criticality Systems","author":"petrakis","year":"2016","journal-title":"Proc IEEE Int Conf Application-Specific Systems Architectures and Processors (ASAP)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2448684"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISMICT.2014.6825212"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CNS.2015.7346873"},{"year":"0","key":"ref17"},{"key":"ref4","article-title":"Introduction to the Tiled HW Architecture of SHAPES","author":"paolucci","year":"2007","journal-title":"Design Automation and Test in Europe (DATE)"},{"journal-title":"Cannes Ultra - ARM-based UHD Multimedia Connected Client-Box Platform","year":"2013","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224157"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.192212"},{"key":"ref8","first-page":"301","article-title":"Reducing DRAM Latencies with Integrated Memory Hierarchy Design","author":"lin","year":"2001","journal-title":"International Symposium on High-Performance Computer Architecture (HPCA)"},{"key":"ref7","first-page":"276","article-title":"XOR-schemes: a Flexible Data Organization in Parallel Memories","author":"frailong","year":"1985","journal-title":"International Conference on Parallel Processing"},{"key":"ref2","article-title":"White Paper from Arteris: NoC Interconnect Fabric IP Improves Power, Performance and Area","author":"janac","year":"2016","journal-title":"Tech Rep"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380467"}],"event":{"name":"2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2016,6,27]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,6,29]]}},"container-title":["2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7527135\/7533889\/07533892.pdf?arnumber=7533892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T09:15:51Z","timestamp":1475140551000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7533892\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2016.7533892","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}