{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:48:51Z","timestamp":1725770931641},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/reconfig.2017.8279777","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:32:24Z","timestamp":1517851944000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["Application-specific processing using high-level synthesis for networks-on-chip"],"prefix":"10.1109","author":[{"given":"Jens","family":"Rettkowski","sequence":"first","affiliation":[]},{"given":"Diana","family":"Gohringer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2001.959980"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2664660"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577378"},{"key":"ref13","first-page":"1","article-title":"Pipelined NoC router architecture design with buffer configuration exploration on FPGA","author":"chen","year":"2015","journal-title":"Field Programmable Logic and Applications (FPL) 2015 25th International Conference on"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927095"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967069"},{"key":"ref16","first-page":"1","article-title":"IPNoSys II - A new architecture for IPNoSys programming model","author":"soares","year":"2015","journal-title":"Proceedings of the 28th symposium on Integrated circuits and systems design (SBCCI) 2015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.125"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753322"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2307874"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.23"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/450302"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2727221"},{"key":"ref5","article-title":"HW\/SW Codesign of an IEEE 802.11a\/g Receiver on Xilinx Zynq SoC using High-Level Synthesis","author":"sajjad","year":"2017","journal-title":"5th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART 2014)"},{"key":"ref8","first-page":"10","article-title":"Automatic optimization of hardware accelerators for image processing","author":"reiche","year":"2015","journal-title":"Proc of the DATE Friday Workshop on Heterogeneous Architectures and Design Methods for Embedded Image Systems (HIS)"},{"key":"ref7","first-page":"1","article-title":"Optimized FPGA Implementation of Model Predictive Control for Embedded Systems Using High Level Synthesis Tool","author":"lucia","year":"2017","journal-title":"IEEE Transactions on Industrial Informatics"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2015.7208160"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293956"},{"journal-title":"MicroBlaze Processor Reference Guide","year":"2016","key":"ref20"},{"key":"ref22","first-page":"73","article-title":"Flit-reservation flow control","author":"peh","year":"2000","journal-title":"Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032552"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/RCAR.2016.7784064"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICASI.2017.7988618"}],"event":{"name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2017,12,4]]},"location":"Cancun","end":{"date-parts":[[2017,12,6]]}},"container-title":["2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8268902\/8279767\/08279777.pdf?arnumber=8279777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T17:51:42Z","timestamp":1520877102000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8279777\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2017.8279777","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}