{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:27:30Z","timestamp":1759332450949,"version":"3.28.0"},"reference-count":48,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/real.2003.1253263","type":"proceedings-article","created":{"date-parts":[[2004,5,13]],"date-time":"2004-05-13T10:43:37Z","timestamp":1084445017000},"page":"154-165","source":"Crossref","is-referenced-by-count":23,"title":["Data caches in multitasking hard real-time systems"],"prefix":"10.1109","author":[{"given":"X.","family":"Vera","sequence":"first","affiliation":[]},{"given":"B.","family":"Lisper","sequence":"additional","affiliation":[]},{"family":"Jingling Xue","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"Coyote project: The simulator","author":"vera","year":"2003","journal-title":"Technical Report MRTC Report 95\/2003"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/BF01088593"},{"journal-title":"Motorola Inc","article-title":"PowerPC 604e RISC Microprocessor Technical Summary","year":"1996","key":"ref33"},{"journal-title":"The SUIF Compiler Group","article-title":"SUIF: An infrastructure for research on parallelizing and optimizing compilers","year":"0","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1999.818824"},{"key":"ref30","article-title":"A method to improve the estimated worst-case performance of data caching","author":"lundqvist","year":"1999","journal-title":"Proceedings of the 6th International Conference on Real-Time Computing Systems and Applications (RTCSA'99)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/169627.169762"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277661"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2002.1181567"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/216636.216677"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1992.236704"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238003"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1298","DOI":"10.1007\/BFb0002886","article-title":"Deriving annotations for tight calculation of execution time","author":"ermedahl","year":"1997","journal-title":"Proceedings of Euro Par (EuroPar'97)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61736-1_44"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1023\/A:1008186323068","article-title":"Efficient and precise cache behavior prediction for real-time systems","volume":"7","author":"ferdinand","year":"1999","journal-title":"Real-Time Systems"},{"article-title":"Compiler Analysis Framework for tuning memory behavior","year":"1999","author":"ghosh","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/325478.325479"},{"article-title":"Analyzing Execution Time of Object-Oriented Programs Using Abstract Interpretation","year":"2000","author":"gustafsson","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1995.495218"},{"journal-title":"The PowerPC 440 Core","article-title":"IBM Microelectronics Division","year":"1999","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1993.393497"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1997.601360"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2000.842293"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1996.563722"},{"key":"ref3","article-title":"Cache issues in real-time systems","author":"basumallick","year":"1994","journal-title":"Proceedings ACM Workshop on Languages Compilers and Tools for Real-time Systems (LCTES'94)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-56802-6_19"},{"key":"ref29","first-page":"97","article-title":"An accurate worst case timing analysis technique for RISC processors","author":"lim","year":"1994","journal-title":"Proc the 15th IEEE Real-Time Systems Symp (RTSS 94)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/32.387477"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1997.613764"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1996.509537"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1994.342718"},{"key":"ref9","article-title":"Static use of locking caches in multitask preemptive real-time systems","author":"campoy","year":"2001","journal-title":"Proceedings of IEEE\/IEE Real-Time Embedded Systems Workshop (Satellite of the IEEE Real-Time Systems Symposium)"},{"key":"ref1","first-page":"52","article-title":"Cache behaviour prediction by abstract interpretation","author":"alt","year":"1996","journal-title":"Proc Static Analysis Symposium (SAS)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/29.5.390"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1997.601358"},{"key":"ref48","article-title":"Efficient and accurate analytical modeling of whole-program data cache behavior","author":"xue","year":"0","journal-title":"IEEE Transactions on Computers"},{"key":"ref22","article-title":"Efficient worst case timing analysis of data caching","author":"kim","year":"1996","journal-title":"Proc IEEE Real-Time Technology and Applications Symp (RTAS)"},{"key":"ref47","article-title":"Software-based cache partitioning for real-time applications","author":"wolfe","year":"1993","journal-title":"Proceedings of the 3rd International Workshop on Responsive Computer Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/32.241774"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781062"},{"key":"ref24","article-title":"The cache performance of blocked algorithms","author":"lam","year":"1991","journal-title":"Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/973097.973099"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1989.63574"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995708"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1995.495219"},{"key":"ref43","article-title":"A fast and accurate approach to analyze cache memory behavior","author":"vera","year":"2000","journal-title":"Proceedings of European Conference on Parallel Computing (Europar'00)"},{"key":"ref25","article-title":"Analysis of cache-related preemption delay in fixed-priority preemptive scheduling","volume":"47","author":"lee","year":"1998","journal-title":"IEEE Transaction on Computers"}],"event":{"name":"24th IEEE International Real-Time Systems Symposium","acronym":"REAL-03","location":"Cancun, Mexico"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8877\/28040\/01253263.pdf?arnumber=1253263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:02:31Z","timestamp":1497582151000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":48,"URL":"https:\/\/doi.org\/10.1109\/real.2003.1253263","relation":{},"subject":[]}}