{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:02:44Z","timestamp":1761930164680,"version":"build-2065373602"},"reference-count":28,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1109\/real.1994.342726","type":"proceedings-article","created":{"date-parts":[[2002,12,17]],"date-time":"2002-12-17T09:36:54Z","timestamp":1040117814000},"page":"97-108","source":"Crossref","is-referenced-by-count":29,"title":["An accurate worst case timing analysis technique for RISC processors"],"prefix":"10.1109","author":[{"family":"Sung-Soo Lim","sequence":"first","affiliation":[]},{"family":"Young Hyun Bae","sequence":"additional","affiliation":[]},{"family":"Gyu Tae Jang","sequence":"additional","affiliation":[]},{"family":"Byung-Do Rhee","sequence":"additional","affiliation":[]},{"family":"Sang Lyul Min","sequence":"additional","affiliation":[]},{"family":"Chang Yun Park","sequence":"additional","affiliation":[]},{"family":"Heonshik Shin","sequence":"additional","affiliation":[]},{"family":"Kunsoo Park","sequence":"additional","affiliation":[]},{"family":"Choug Sang Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"1990","author":"henness","journal-title":"Computer Architecture A Quantitative Approach","key":"ref10"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.21236\/ADA604007","author":"hill","year":"1987","journal-title":"Aspects of Cache Memory and Instruction Buffer Performance"},{"year":"1991","author":"kane","journal-title":"MIPS RISC Architecture","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1016\/0012-365X(78)90078-X"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/REAL.1988.51114"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/REAL.1989.63574"},{"year":"1981","author":"kogge","journal-title":"The Architecture of Pipelined Computers","key":"ref16"},{"year":"1994","author":"lim","journal-title":"?Instruction cache and pipelining analysis technique for real-time systems ?","key":"ref17"},{"key":"ref18","first-page":"74","article-title":"Evaluating Tight Execution Time Bounds of Programs by Annotations","author":"mok","year":"1989","journal-title":"Proc Workshop Real-Time Operating Systems and Software"},{"year":"1993","author":"mueller","journal-title":"Predicting Instruction Cache Behavior","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1007\/BF01088834"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/RTOSS.1994.292559"},{"year":"1987","author":"stoyenko","journal-title":"A Real-Time Language With a Schedulability Analyzer","key":"ref27"},{"key":"ref3","article-title":"Incorporating Caches in Real-Time Systems","author":"basumalick","year":"1994","journal-title":"Proc Workshop Architectures for Real-Time Applications"},{"year":"1991","author":"fischer","journal-title":"Crafting a Compiler with C","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/502874.502896"},{"year":"1993","author":"harcourt","journal-title":"High-Level Timing Specification of Instruction-Level Parallel Processors","key":"ref8"},{"year":"1990","author":"fraser","journal-title":"A Code Generation Interface for ANSI C","key":"ref7"},{"year":"1994","author":"bae","journal-title":"Data Cache Analysis Techniques for Real-Time Systems","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/REAL.1992.242675"},{"year":"1988","author":"aho","journal-title":"Compilers Principles Techniques and Tools","key":"ref1"},{"key":"ref20","article-title":"Portable Execution Time Analysis for RISC Processors","author":"narasimhan","year":"1994","journal-title":"Proc Workshop Architectures for Real-Time Applications"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/REAL.1990.128731"},{"key":"ref21","first-page":"76","article-title":"Predictable Real-Time Caching in the Spring System","author":"niehaus","year":"1991","journal-title":"Proc Workshop Real-Time Operating Systems and Software"},{"year":"1993","author":"rawat","journal-title":"Static analysis of cache performance for real-time programming","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1007\/BF00571421"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/32.29487"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/RTOSS.1994.292560"}],"event":{"name":"Proceedings Real-Time Systems Symposium","start":{"date-parts":[[1997,12,5]]},"location":"San Juan, Puerto Rico","end":{"date-parts":[[1997,12,5]]}},"container-title":["Proceedings Real-Time Systems Symposium REAL-94"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx2\/1004\/8010\/00342726.pdf?arnumber=342726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T16:32:21Z","timestamp":1516638741000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/342726\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/real.1994.342726","relation":{},"subject":[],"published":{"date-parts":[[1994]]}}}