{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:46:54Z","timestamp":1725547614823},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/nvmsa.2015.7304355","type":"proceedings-article","created":{"date-parts":[[2015,10,29]],"date-time":"2015-10-29T22:19:03Z","timestamp":1446157143000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["STT-MRAM cell design with partial source line planes: improving the trade-off between area and series resistance"],"prefix":"10.1109","author":[{"given":"Raf","family":"Appeltans","sequence":"first","affiliation":[]},{"given":"Stefan","family":"Cosemans","sequence":"additional","affiliation":[]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[]},{"given":"Liesbet","family":"Van der Perre","sequence":"additional","affiliation":[]},{"given":"Wim","family":"Dehaene","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/CICC.2014.6946037"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1142\/S2010324712400036"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/VLSIT.2014.6894354"},{"year":"0","journal-title":"International technology roadmap for semiconductors 2013 back end of line topic interconnect tables","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DATE.2012.6176595"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/DATE.2012.6176594"},{"key":"ref2","first-page":"108c","article-title":"A 250-MHz 256b-I\/O 1-Mb STT-MRAM with advanced perpendicular MTJ based dual cell for nonvolatile magnetic caches to reduce active power of processors","author":"noguchi","year":"2013","journal-title":"2013 Symposium on VLSI Circuits VLSIC"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TED.2012.2210226"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/IEDM.2012.6479129"}],"event":{"name":"2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)","start":{"date-parts":[[2015,8,19]]},"location":"Hong Kong, Hong Kong","end":{"date-parts":[[2015,8,21]]}},"container-title":["2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7295173\/7304351\/07304355.pdf?arnumber=7304355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:48:28Z","timestamp":1490420908000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7304355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/nvmsa.2015.7304355","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}