{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:06:34Z","timestamp":1730282794475,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2005.27","type":"proceedings-article","created":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T11:41:15Z","timestamp":1160566875000},"page":"19-29","source":"Crossref","is-referenced-by-count":5,"title":["Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows"],"prefix":"10.1109","author":[{"given":"S.","family":"Hines","sequence":"first","affiliation":[]},{"given":"G.","family":"Tyson","sequence":"additional","affiliation":[]},{"given":"D.","family":"Whalley","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/40.464580"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143534"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645810"},{"journal-title":"The S PARC Architecture Manual","year":"1994","author":"weaver","key":"23"},{"key":"18","first-page":"49","article-title":"A 160-mhz, 32-b, 0.5-W CMOS RISC microprocessor","volume":"9","author":"montanaro","year":"1997","journal-title":"Digital Tech J"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951724"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313944"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"14","article-title":"MIPS16: High-density MIPS for the embedded market","author":"kissell","year":"1997","journal-title":"Technical Report"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.32"},{"key":"12","first-page":"219","article-title":"Drowsy instruction caches: Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction","author":"kim","year":"2002","journal-title":"Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture"},{"journal-title":"SimpleScalar-ARM Power Modeling Project","year":"0","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996810"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54023"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"10","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE 4th Annual Workshop on Workload Characterization"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/2.707617"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/349214.349233"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780765"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301655"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/950162.950163"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/502874.502886"}],"event":{"name":"38th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'05)","location":"Barcelona, Spain"},"container-title":["38th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'05)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10341\/32904\/01540945.pdf?arnumber=1540945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:01:21Z","timestamp":1489536081000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1540945\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/micro.2005.27","relation":{},"subject":[]}}