{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,31]],"date-time":"2022-12-31T10:49:43Z","timestamp":1672483783175},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/mdt.2010.121","type":"journal-article","created":{"date-parts":[[2010,12,11]],"date-time":"2010-12-11T01:38:10Z","timestamp":1292031490000},"page":"46-57","source":"Crossref","is-referenced-by-count":12,"title":["A Built-in Method to Repair SoC RAMs in Parallel"],"prefix":"10.1109","volume":"27","author":[{"given":"Tsu-Wei","family":"Tseng","sequence":"first","affiliation":[]},{"given":"Jin-Fu","family":"Li","sequence":"additional","affiliation":[]},{"given":"Chih-Sheng","family":"Hou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387365"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.144"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.28"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903940"},{"key":"ref12","first-page":"165","article-title":"RAMSES: A Fast Memory Fault Simulator","author":"wu","year":"1999","journal-title":"Proc Int l Symp Defect and Fault Tolerance in VLSI Systems (DFT 99)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045018"},{"key":"ref7","article-title":"A Shared Parallel Built-in Self-Repair Scheme for Random Access Memories in SOCs","author":"tseng","year":"2008","journal-title":"Proc Int'l Test Conf (ITC 08)"},{"key":"ref2","first-page":"366","article-title":"A Processor-Based Built-in Self-Repair Design for Embedded Memories","author":"su","year":"2003","journal-title":"Proc 12th Asian Test Symp (ATS 03)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1023\/B:JETT.0000009313.23362.fd"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/5648484\/05648494.pdf?arnumber=5648494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:43Z","timestamp":1642005943000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5648494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2010.121","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}