{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T20:28:41Z","timestamp":1761596921700,"version":"3.40.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2005,4,1]],"date-time":"2005-04-01T00:00:00Z","timestamp":1112313600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2005,4]]},"DOI":"10.1109\/mdt.2005.89","type":"journal-article","created":{"date-parts":[[2005,8,10]],"date-time":"2005-08-10T14:46:24Z","timestamp":1123685184000},"page":"376-385","source":"Crossref","is-referenced-by-count":19,"title":["Modeling and Analysis of Parametric Yield under Power and Performance Constraints"],"prefix":"10.1109","volume":"22","author":[{"family":"Rajeev R. Rao","sequence":"first","affiliation":[]},{"given":"D.","family":"Blaauw","sequence":"additional","affiliation":[]},{"given":"D.","family":"Sylvester","sequence":"additional","affiliation":[]},{"given":"A.","family":"Devgan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1s","first-page":"19","article-title":"Full-Chip Subthreshold Leakage Power Prediction Model for Sub-0.18im CMOS","author":"Narendra","year":"2002"},{"doi-asserted-by":"publisher","key":"ref2s","DOI":"10.1145\/775832.775877"},{"doi-asserted-by":"publisher","key":"ref3s","DOI":"10.1109\/TVLSI.2003.821549"},{"doi-asserted-by":"publisher","key":"ref4s","DOI":"10.1109\/LPE.2002.146711"},{"doi-asserted-by":"publisher","key":"ref5s","DOI":"10.1109\/LPE.2003.1231856"},{"doi-asserted-by":"publisher","key":"ref6s","DOI":"10.1145\/996566.996696"},{"key":"ref7s","doi-asserted-by":"crossref","first-page":"454","DOI":"10.1145\/996566.996695","article-title":"Novel Sizing Algorithm for Yield Improvement under Process Variation in Nanometer Technology","volume-title":"Proc. 41st Design Automation Conf. (DAC 04)","author":"Choi","year":"2004"},{"doi-asserted-by":"publisher","key":"ref8s","DOI":"10.1145\/1013235.1013278"},{"doi-asserted-by":"publisher","key":"ref9s","DOI":"10.1109\/ICICDT.2004.1309890"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ICCAD.2002.1167526"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/40.782564"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/775832.775877"},{"article-title":"Berkeley Predictive Technology Model (BPTM)","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/775832.775920"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TVLSI.2003.821549"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/566408.566415"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MDT.2003.1232255"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/4.982424"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ICCAD.2004.1382598"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/gaas.2000.906261"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/26.477480"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/566408.566415"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/775832.775877"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TVLSI.2003.821549"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/LPE.2002.146711"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/LPE.2003.1231856"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/996566.996696"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"454","DOI":"10.1145\/996566.996695","article-title":"Novel Sizing Algorithm for Yield Improvement under Process Variation in Nanometer Technology","volume-title":"Proc. 41st Design Automation Conf. (DAC 04)","author":"Choi","year":"2004"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/1013235.1013278"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/ICICDT.2004.1309890"}],"container-title":["IEEE Design and Test of Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/32070\/01492297.pdf?arnumber=1492297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:56:44Z","timestamp":1742187404000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1492297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4]]},"references-count":30,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,4]]}},"URL":"https:\/\/doi.org\/10.1109\/mdt.2005.89","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2005,4]]}}}