{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T05:20:33Z","timestamp":1768886433900,"version":"3.49.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2005,2,1]],"date-time":"2005-02-01T00:00:00Z","timestamp":1107216000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2005,2]]},"DOI":"10.1109\/mdt.2005.44","type":"journal-article","created":{"date-parts":[[2005,4,6]],"date-time":"2005-04-06T15:27:44Z","timestamp":1112801264000},"page":"102-113","source":"Crossref","is-referenced-by-count":47,"title":["Seamless Hardware-Software Integration in Reconfigurable Computing Systems"],"prefix":"10.1109","volume":"22","author":[{"given":"M.","family":"Vuletic","sequence":"first","affiliation":[]},{"given":"L.","family":"Pozzi","sequence":"additional","affiliation":[]},{"given":"P.","family":"Ienne","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2004.1342482"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.36"},{"key":"ref4","volume-title":"Pthreads Programming: A POSIX Standard for Better Multiprocessing","author":"Nichols","year":"1996"},{"key":"ref5","volume-title":"Modern Operating Systems","author":"Tanenbaum","year":"2001"},{"key":"ref6","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996818"},{"key":"ref8","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"Culler","year":"1999"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2004.1342483"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_61"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.974889"},{"key":"ref12","volume-title":"Java Byte Code Synthesis for Reconfigurable Computing Platforms","author":"Dubach","year":"2005"}],"container-title":["IEEE Design and Test of Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/30618\/01413143.pdf?arnumber=1413143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:19:32Z","timestamp":1742185172000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1413143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2]]},"references-count":12,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2005,2]]}},"URL":"https:\/\/doi.org\/10.1109\/mdt.2005.44","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2005,2]]}}}