{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:55:07Z","timestamp":1766066107167},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/jssc.2011.2157259","type":"journal-article","created":{"date-parts":[[2011,6,21]],"date-time":"2011-06-21T14:58:48Z","timestamp":1308668328000},"page":"1870-1880","source":"Crossref","is-referenced-by-count":55,"title":["A 0.7-to-3.5 GHz 0.6-to-2.8 mW Highly Digital Phase-Locked Loop With Bandwidth Tracking"],"prefix":"10.1109","volume":"46","author":[{"given":"Wenjing","family":"Yin","sequence":"first","affiliation":[]},{"given":"Rajesh","family":"Inti","sequence":"additional","affiliation":[]},{"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Young","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"yin","year":"2007","journal-title":"Digital phase-locking loop circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022304"},{"key":"ref12","first-page":"243","article-title":"A 1.6 mW 1.6 ps-rms-jitter 2.5 GHz digital PLL with 0.7-to-3.5 GHz frequency range in 90 nm CMOS","author":"yin","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834516"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373418"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803048"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref18","first-page":"412","article-title":"A 15 mW 3.125 GHz PLL for serial backplane transceivers in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","author":"parker","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","author":"schreier","year":"1997","journal-title":"Delta-Sigma Data Converters"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref3","first-page":"243","article-title":"A 10 MHz to 315 MHz cascaded hybrid PLL with piecewise linear calibrated TDC","author":"song","year":"2009","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705297"},{"key":"ref5","first-page":"161","article-title":"A 1.35 GHz all-digital fractional-N PLL with adaptive loop gain controller and fractional divider","author":"kim","year":"2009","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858754"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405753"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332807"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.735526"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900280"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"2700","DOI":"10.1109\/JSSC.2005.856581","article-title":"A 0.94-ps-rms-jitter 0.016-mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^2$<\/tex><\/formula> 2.5-GHz multiphase generator PLL with 360<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{\\circ}$<\/tex> <\/formula> digitally programmable phase shift for 10-Gbps serial links","volume":"40","author":"toifl","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433937"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074950"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2064050"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5959263\/05892905.pdf?arnumber=5892905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:01Z","timestamp":1642006441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5892905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":24,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2157259","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}