{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T05:33:22Z","timestamp":1751607202469},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2006,6,1]],"date-time":"2006-06-01T00:00:00Z","timestamp":1149120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2006,6]]},"DOI":"10.1109\/jssc.2006.874332","type":"journal-article","created":{"date-parts":[[2006,6,2]],"date-time":"2006-06-02T01:22:18Z","timestamp":1149211338000},"page":"1236-1244","source":"Crossref","is-referenced-by-count":43,"title":["A 1-V 24-GHz 17.5-mW Phase-Locked Loop in a 0.18-<tex>$mu$<\/tex>m CMOS Process"],"prefix":"10.1109","volume":"41","author":[{"given":"A.W.L.","family":"Ng","sequence":"first","affiliation":[]},{"given":"G.C.T.","family":"Leung","sequence":"additional","affiliation":[]},{"given":"K.-C.","family":"Kwok","sequence":"additional","affiliation":[]},{"given":"L.L.K.","family":"Leung","sequence":"additional","affiliation":[]},{"given":"H.C.","family":"Luong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.482193"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493917"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.568836"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.826814"},{"key":"ref11","author":"gardner","year":"1979","journal-title":"Phaselock Techniques"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843614"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2002.1012038"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804354"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.821918"},{"key":"ref9","first-page":"196","article-title":"a 1.8 v 3 mw 16.8 ghz frequency divider in 0.25 m cmos","author":"wang","year":"2000","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"386","article-title":"a fully integrated 13 ghz fractional-n pll in 0.13 m cmos","author":"tiebout","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/34322\/01637588.pdf?arnumber=1637588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:08Z","timestamp":1638217688000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1637588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,6]]},"references-count":11,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2006,6]]}},"URL":"https:\/\/doi.org\/10.1109\/jssc.2006.874332","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2006,6]]}}}