{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T01:23:52Z","timestamp":1764811432394},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/isvlsi.2012.19","type":"proceedings-article","created":{"date-parts":[[2012,9,12]],"date-time":"2012-09-12T02:47:13Z","timestamp":1347418033000},"page":"9-14","source":"Crossref","is-referenced-by-count":26,"title":["A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies"],"prefix":"10.1109","author":[{"given":"Maryam","family":"Bahmani","sequence":"first","affiliation":[]},{"given":"Abbas","family":"Sheibanyrad","sequence":"additional","affiliation":[]},{"given":"Frederic","family":"Petrot","sequence":"additional","affiliation":[]},{"given":"Florentine","family":"Dubois","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Durante","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999957"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.239"},{"key":"18","first-page":"130","article-title":"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory","author":"li","year":"0","journal-title":"Computer Architecture 2006 ISCA '06 33rd International Symposium on"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071459"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.59"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763290"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"journal-title":"3D Integration for NoC-based SoC Architectures","year":"2010","author":"sheibanyrad","key":"3"},{"journal-title":"Three Dimensional System Integration IC Stacking Process An Design","year":"2010","author":"papanikolaou","key":"2"},{"journal-title":"Three-dimensional IC Design CAD and Architecture","year":"2009","author":"xie","key":"1"},{"key":"10","article-title":"Exploration of alternative topologies for application-specific 3d networks-on-chip","author":"bartzas","year":"0","journal-title":"Proceedings of WASPAA 2007"},{"key":"7","article-title":"3D-MPSoCs: Architectural and design technology outlook","author":"benini","year":"0","journal-title":"7th International Forum on ApplicationSpecific MultiProcessor SoC 2008"},{"key":"6","article-title":"Perspectives on 3D-IC Technology","author":"young","year":"0","journal-title":"2nd Annual Conference on 3D Architectures for Semiconductor Integration and Packaging June 2005"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.NANONET2007.2033"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"}],"event":{"name":"2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2012,8,19]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2012,8,21]]}},"container-title":["2012 IEEE Computer Society Annual Symposium on VLSI"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6296433\/6296435\/06296440.pdf?arnumber=6296440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T23:02:30Z","timestamp":1490137350000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6296440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2012.19","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}