{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:07:47Z","timestamp":1725419267885},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/isvlsi.2008.64","type":"proceedings-article","created":{"date-parts":[[2010,12,17]],"date-time":"2010-12-17T15:07:51Z","timestamp":1292598471000},"page":"69-74","source":"Crossref","is-referenced-by-count":4,"title":["Uncriticality-Directed Low-Power Instruction Scheduling"],"prefix":"10.1109","author":[{"given":"Shingo","family":"Watanabe","sequence":"first","affiliation":[]},{"given":"Toshinori","family":"Sato","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/54.970420"},{"journal-title":"Dynamic prediction of critical path instructions 7 th Int Symp on High Performance Computer Architecture","year":"2001","author":"tune","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476813"},{"key":"16","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2001.991110","article-title":"reducing power with dynamic critical path information","author":"seng","year":"2001","journal-title":"34th Int Symp on Microarchitecture"},{"key":"13","article-title":"the scorpion mobile application microprocessor","author":"sartorius","year":"2007","journal-title":"Microprocessor Forum"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122466"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"3","article-title":"evaluating techniques for exploiting instruction slack","author":"chin","year":"2004","journal-title":"Int Conf On Computer Design"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.24"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"10","article-title":"new area and power-efficient mips processors achieve high performance","author":"rajagopalan","year":"2007","journal-title":"Microprocessor Forum"},{"journal-title":"Introducing the 45nm next-generation Intel Core microarchitecture white","year":"0","key":"7"},{"journal-title":"Intel Pentium M Processor Datasheet","year":"2004","key":"6"},{"year":"0","key":"5"},{"key":"4","article-title":"evaluating the critical path predictors using critical path detection criteria","author":"chiyonobu","year":"0","journal-title":"IPSJ SIG Technical Reports"},{"key":"9","article-title":"modeling and analyzing cpu power and performance: metrics, methods, and abstractions","author":"martonosi","year":"2001","journal-title":"Int Conf on Measurement and Modeling of Computer Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"}],"event":{"name":"2008 IEEE Computer Society Annual Symposium on VLSI","start":{"date-parts":[[2008,4,7]]},"location":"Montpellier, France","end":{"date-parts":[[2008,4,9]]}},"container-title":["2008 IEEE Computer Society Annual Symposium on VLSI"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4556750\/4556751\/04556772.pdf?arnumber=4556772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T13:25:13Z","timestamp":1497878713000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4556772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2008.64","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}