{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:14:56Z","timestamp":1730276096543,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,3]]},"DOI":"10.1109\/isqed.2007.46","type":"proceedings-article","created":{"date-parts":[[2007,4,24]],"date-time":"2007-04-24T18:18:22Z","timestamp":1177438702000},"page":"374-379","source":"Crossref","is-referenced-by-count":2,"title":["Challenges in Evaluations for a Typical-Case Design Methodology"],"prefix":"10.1109","author":[{"given":"Yuji","family":"Kunitake","sequence":"first","affiliation":[]},{"given":"Akihiro","family":"Chiyonobu","sequence":"additional","affiliation":[]},{"given":"Koichiro","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"Toshinori","family":"Sato","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"13"},{"journal-title":"Simplifying high-frequency microprocessor design via timing constraint speculation","year":"2003","author":"tanino","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"key":"3","article-title":"Modeling wire delay, area, power and performance in a simulation infrastructure","volume":"50","author":"cater","year":"2006","journal-title":"IBM Journal of Res &Dev"},{"key":"2","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996656"},{"journal-title":"10 Tips for low power CMOS design","year":"2003","author":"kuroda","key":"6"},{"key":"5","article-title":"SimPoint 3.0: Faster and more flexible program analysis","author":"hamerly","year":"2005","journal-title":"Workshop on MoBS"},{"journal-title":"Razor A low-power pipeline based on circuit-level timing speculation MICRO","year":"2003","author":"ernst","key":"4"},{"article-title":"Caching function results: Faster arithmetic by avoiding unnecessary computation","year":"1992","author":"richardson","key":"9"},{"journal-title":"Hardware cost reduction in fault detection mechanism for constructive timing violation technique","year":"2004","author":"mima","key":"8"}],"event":{"name":"8th International Symposium on Quality Electronic Design (ISQED'07)","start":{"date-parts":[[2007,3,26]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,3,28]]}},"container-title":["8th International Symposium on Quality Electronic Design (ISQED'07)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4148982\/4148983\/04149064.pdf?arnumber=4149064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T22:53:20Z","timestamp":1489618400000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4149064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isqed.2007.46","relation":{},"subject":[],"published":{"date-parts":[[2007,3]]}}}