{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:05:15Z","timestamp":1725404715932},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/isqed.2005.78","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T11:07:52Z","timestamp":1216379272000},"page":"6","source":"Crossref","is-referenced-by-count":1,"title":["Modeling and design of chip-package interface"],"prefix":"10.1109","author":[{"given":"A.","family":"Devgan","sequence":"first","affiliation":[]},{"given":"L.","family":"Daniel","sequence":"additional","affiliation":[]},{"given":"B.","family":"Krauter","sequence":"additional","affiliation":[]},{"given":"L.","family":"He","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"Sixth International Symposium on Quality of Electronic Design (ISQED'05)","start":{"date-parts":[[2005,3,21]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2005,3,23]]}},"container-title":["Sixth International Symposium on Quality of Electronic Design (ISQED'05)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9684\/30568\/01410547.pdf?arnumber=1410547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:11:45Z","timestamp":1489536705000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1410547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/isqed.2005.78","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}