{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:28:41Z","timestamp":1762032521869,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2005.77","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T18:26:51Z","timestamp":1112293611000},"page":"410-415","source":"Crossref","is-referenced-by-count":7,"title":["Modeling and Analysis of Gate Leakage in Ultra-thin Oxide Sub-50nm Double Gate Devices and Circuits"],"prefix":"10.1109","author":[{"given":"S.","family":"Mukhopadhyay","sequence":"first","affiliation":[]},{"family":"Keunwoo Kim","sequence":"additional","affiliation":[]},{"family":"Jae-Joon Kim","sequence":"additional","affiliation":[]},{"family":"Shih-Hsien Lo","sequence":"additional","affiliation":[]},{"given":"R.V.","family":"Joshi","sequence":"additional","affiliation":[]},{"family":"Ching-Te Chuang","sequence":"additional","affiliation":[]},{"given":"K.","family":"Roy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1080\/00207210410001675653"},{"key":"13","doi-asserted-by":"crossref","first-page":"1127","DOI":"10.1109\/16.669563","article-title":"Semiconductor thickness effects in Doublegate SOI MOSFET","volume":"45","author":"majkusiak","year":"1998","journal-title":"IEEE TED"},{"journal-title":"BSIM Group","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511805776"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1063\/1.123060"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.807446"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263403"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1063\/1.357525"},{"key":"7","doi-asserted-by":"crossref","first-page":"1366","DOI":"10.1109\/16.930653","article-title":"Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction-and valence-band electron and hole tunneling","volume":"48","author":"lee","year":"2001","journal-title":"IEEE TED"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/16.974719"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175824"},{"key":"4","first-page":"437","article-title":"High-performance symmetric-gate and CMOS-compatible asymmetric gate FinFET device","author":"kedzierski","year":"2001","journal-title":"IEDM"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.433.0327"}],"event":{"name":"Sixth International Symposium on Quality of Electronic Design (ISQED'05)","location":"San Jose, CA, USA"},"container-title":["Sixth International Symposium on Quality of Electronic Design (ISQED'05)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9684\/30568\/01410617.pdf?arnumber=1410617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:51:25Z","timestamp":1497635485000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1410617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed.2005.77","relation":{},"subject":[]}}