{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:02:13Z","timestamp":1725591733446},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702687","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Maximizing Side Channel Attack-Resistance and Energy-Efficiency of the STTL Combining Multi-V<sub>t<\/sub> Transistors with Current and Capacitance Balancing"],"prefix":"10.1109","author":[{"given":"Vitor G.","family":"Lima","sequence":"first","affiliation":[]},{"given":"Guilherme","family":"Paim","sequence":"additional","affiliation":[]},{"given":"Leandro M. G","family":"Rocha","sequence":"additional","affiliation":[]},{"given":"Leomar","family":"da Rosa","sequence":"additional","affiliation":[]},{"given":"Felipe","family":"Marques","sequence":"additional","affiliation":[]},{"given":"Eduardo A. C.","family":"da Costa","sequence":"additional","affiliation":[]},{"given":"Vinicius","family":"Camargo","sequence":"additional","affiliation":[]},{"given":"Rafael","family":"Soares","sequence":"additional","affiliation":[]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards (Advances in Information Security)","year":"2007","author":"mangard","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285109"},{"key":"ref5","first-page":"1","article-title":"A DPA resistant dual rail Pr&#x00E9;charg&#x00E9; logic cell","author":"pang","year":"2015","journal-title":"IEEE 11th International Conference on ASIC (ASICON)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402510"},{"key":"ref1","first-page":"388","article-title":"Differential Power Analysis","author":"kocher","year":"1999","journal-title":"Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702687.pdf?arnumber=8702687","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:18:13Z","timestamp":1657855093000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702687\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702687","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}