{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:05:32Z","timestamp":1730271932375,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7169138","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"2281-2284","source":"Crossref","is-referenced-by-count":1,"title":["1.1-V 200 MS\/s 12-bit digitally calibrated pipeline ADC in 40 nm CMOS"],"prefix":"10.1109","author":[{"given":"Hussein","family":"Adel","sequence":"first","affiliation":[]},{"given":"Marc","family":"Sabut","sequence":"additional","affiliation":[]},{"given":"Marie-Minerve","family":"Louerat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673239"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330697"},{"key":"ref13","first-page":"98c","article-title":"A 12-bit, 200-MS\/s, 11.5-mW pipeline ADC using a pulsed bucket brigade front-end","author":"dolev","year":"2013","journal-title":"2013 Symposium on VLSI Circuits VLSIC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560285"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185192"},{"key":"ref3","article-title":"Digitally Assisted Analog Circuits-A Motivational Overview","author":"murmann","year":"0","journal-title":"ISSCC Special-Topic Evening Session SE1 1 2007"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010664"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.0357"},{"key":"ref8","first-page":"1143","article-title":"Split ADC digital background calibration for high speed SHAIess pipeline ADCs","author":"adel","year":"2014","journal-title":"IEEE International Symposium on Circuits and Systems (IS CAS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.836842"},{"key":"ref2","first-page":"318","article-title":"A 20 GS\/s 8 b ADC with a 1 MB memory in 0.18\/spl mu\/m CMOS","volume":"1","author":"poulton","year":"2003","journal-title":"Digest of Technical Papers ISSCC 2003"},{"key":"ref1","first-page":"92c","article-title":"A 5.4GS\/s 12b 500mW pipeline ADC in 28nm CMOS","author":"wu","year":"2013","journal-title":"2013 Symposiumon VLSI Circuits"},{"article-title":"Compensation of an amplifier comprising at least two gain stages, US patent 7642855, STMicroelectronics","year":"2010","author":"zanten","key":"ref9"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07169138.pdf?arnumber=7169138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:24:11Z","timestamp":1490383451000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7169138\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7169138","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}