{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:46:08Z","timestamp":1751046368339,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537062","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T22:13:20Z","timestamp":1281392000000},"page":"2103-2106","source":"Crossref","is-referenced-by-count":7,"title":["An improved RNS reverse converter for the {2<sup>2n+1<\/sup>−1, 2<sup>n<\/sup>, 2<sup>n<\/sup>−1} moduli set"],"prefix":"10.1109","author":[{"given":"K. A.","family":"Gbolagade","sequence":"first","affiliation":[]},{"given":"R.","family":"Chaves","sequence":"additional","affiliation":[]},{"given":"L.","family":"Sousa","sequence":"additional","affiliation":[]},{"given":"S. D.","family":"Cotofana","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICTTA.2008.4530266"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.900844"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1142\/S0218126600000044","article-title":"A memoryless residue to binary converter for the 4-superset {2n? 1, 2n, 2n+ 1, 2n+1 ? 1}","volume":"10","author":"vinod","year":"2000","journal-title":"J Circuits Syst Comput"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2007.16"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1109\/82.826745","article-title":"Residue-to-binary converters based on new chinese remainder theorems","volume":"47","author":"wang","year":"2000","journal-title":"IEEE Trans on Circuits and Systems-II Analog and Digital Signal Processing"},{"year":"1999","key":"ref7","article-title":"UMC High Density Standard Cells Library – 0.13?m CMOS process"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e91-d.7.2058"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060059"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537062.pdf?arnumber=5537062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,10]],"date-time":"2020-06-10T05:02:42Z","timestamp":1591765362000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537062","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}