{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:02:23Z","timestamp":1730271743745,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541471","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"528-531","source":"Crossref","is-referenced-by-count":3,"title":["Switching activity reducing layered decoding algorithm for LDPC codes"],"prefix":"10.1109","author":[{"family":"Shu-Cheng Chou","sequence":"first","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"}]},{"family":"Mong-Kai Ku","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"}]},{"family":"Chia-Yu Lin","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030169"},{"key":"2","article-title":"forced convergence decoding of ldpc codes: exit chart analysis and combination with node complexity reduction techniques","author":"fettweis","year":"2005","journal-title":"Proc 11th Eur Wireless Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"7","first-page":"23","article-title":"power efficient architecture for (3,6)-regular low-density parity-check code decoder","volume":"4","author":"li","year":"2004","journal-title":"International Symposium on Circuits and Systems"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2007.061454"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2004.1361130"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541471.pdf?arnumber=4541471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:24:49Z","timestamp":1708046689000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541471","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}