{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T05:34:30Z","timestamp":1774416870478,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541376","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"149-152","source":"Crossref","is-referenced-by-count":7,"title":["An 8-bit 1.8 V 500 MS\/s CMOS DAC with a novel four-stage current steering architecture"],"prefix":"10.1109","author":[{"given":"Santanu","family":"Sarkar","sequence":"first","affiliation":[{"name":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Kharagpur 721302, India"}]},{"given":"Ravi sankar","family":"Prasad","sequence":"additional","affiliation":[{"name":"Texas Instruments, Bangalore, India"}]},{"given":"Sanjoy Kumar","family":"Dey","sequence":"additional","affiliation":[{"name":"Freescale Semiconductor India Private Ltd., Noida, India"}]},{"given":"Vinay","family":"Belde","sequence":"additional","affiliation":[{"name":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Kharagpur 721302, India"}]},{"given":"Swapna","family":"Banerjee","sequence":"additional","affiliation":[{"name":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Kharagpur 721302, India"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.1"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.735535"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545638"},{"key":"7","author":"gustavsson","year":"2002","journal-title":"CMOS Data Converters for Communications"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/82.924073"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.42"},{"key":"4","article-title":"a 10-bit, 80-msps 2.5-v 27.65-mw 0.185-mm2 segmented current steering cmos dac","author":"halder","year":"2005","journal-title":"Proc 17th Int Conf VLSI Design (VLSID'04)"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seattle, WA, USA","start":{"date-parts":[[2008,5,18]]},"end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541376.pdf?arnumber=4541376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:23:26Z","timestamp":1708046606000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541376","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}