{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:50:01Z","timestamp":1725515401171},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464920","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"1646-1649","source":"Crossref","is-referenced-by-count":0,"title":["Equalizing Data-Path for Processing Speed Determination in Block Level Pipelining"],"prefix":"10.1109","author":[{"family":"Xiaoyao Liang","sequence":"first","affiliation":[]},{"given":"A.","family":"Athalye","sequence":"additional","affiliation":[]},{"family":"Sangjin Hong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.347998"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.807765"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/54.82037"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.2004.1317286"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464920.pdf?arnumber=1464920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T20:05:11Z","timestamp":1489521911000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1464920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464920","relation":{},"subject":[]}}