{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:16:37Z","timestamp":1729671397968,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464660","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"604-607","source":"Crossref","is-referenced-by-count":1,"title":["Power-Aware Global Signaling Strategies"],"prefix":"10.1109","author":[{"given":"D.","family":"Sylvester","sequence":"first","affiliation":[]},{"given":"H.","family":"Kaul","sequence":"additional","affiliation":[]},{"given":"K.","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"R.M.","family":"Rao","sequence":"additional","affiliation":[]},{"given":"S.","family":"Nassif","sequence":"additional","affiliation":[]},{"given":"R.B.","family":"Brown","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057772"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"14","first-page":"407","article-title":"a high performance 90nm soi technology with 0.992m2 6t-sram cell","author":"khare","year":"2002","journal-title":"Proc IEDM"},{"key":"11","first-page":"78","article-title":"static pulsed buses for on-chip interconnects","author":"khellal","year":"2002","journal-title":"Proc Symp on VLSI Circuits"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349334"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/640012.640014"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144268"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.839927"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826199"},{"year":"2003","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"key":"8","doi-asserted-by":"crossref","first-page":"616","DOI":"10.1109\/92.953496","article-title":"on gate level power optimization using dual-supply voltages","volume":"9","author":"chen","year":"2001","journal-title":"IEEE Trans VLSI Systems"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464660.pdf?arnumber=1464660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:35:22Z","timestamp":1497634522000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1464660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464660","relation":{},"subject":[]}}