{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:08:18Z","timestamp":1730272098448,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206239","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T23:56:54Z","timestamp":1067990214000},"page":"V-233-V-236","source":"Crossref","is-referenced-by-count":1,"title":["Area efficient, high speed parallel counter circuits using charge recycling threshold logic"],"prefix":"10.1109","volume":"5","author":[{"given":"P.","family":"Celinski","sequence":"first","affiliation":[]},{"given":"D.","family":"Abbott","sequence":"additional","affiliation":[]},{"given":"S.D.","family":"Cotofana","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219224"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219146"},{"article-title":"Computer Arithmetic Algorithms","year":"2002","author":"koren","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2000\/57240"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046254"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010742"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1187072"},{"key":"ref5","first-page":"1177","article-title":"A compact high-speed (31–5) parallel counter circuit based on capacitive threshold-logic gates","volume":"31","author":"leblebici","year":"1996","journal-title":"IEEE JSSC"},{"key":"ref8","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Freq"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009879"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.508261"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535583"},{"article-title":"Threshold Logic and Its Applications","year":"1971","author":"muroga","key":"ref9"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27139\/01206239.pdf?arnumber=1206239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:09:55Z","timestamp":1489428595000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206239","relation":{},"subject":[]}}