{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:59:37Z","timestamp":1742381977300},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.1999.777817","type":"proceedings-article","created":{"date-parts":[[2003,1,20]],"date-time":"2003-01-20T12:23:24Z","timestamp":1043065404000},"page":"110-113","source":"Crossref","is-referenced-by-count":36,"title":["Low-energy BIST design: impact of the LFSR TPG parameters on the weighted switching activity"],"prefix":"10.1109","volume":"1","author":[{"given":"P.","family":"Girard","sequence":"first","affiliation":[]},{"given":"L.","family":"Guiller","sequence":"additional","affiliation":[]},{"given":"C.","family":"Landrault","sequence":"additional","affiliation":[]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"J.","family":"Figueras","sequence":"additional","affiliation":[]},{"given":"S.","family":"Manich","sequence":"additional","affiliation":[]},{"given":"P.","family":"Teixeira","sequence":"additional","affiliation":[]},{"given":"M.","family":"Santos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1996","article-title":"Maximum Power Estimation for CMOS Circuits Using Deterministic and Statistical Approaches","author":"wang","year":"0","journal-title":"IEEE VLSI Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217600"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279338"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1287\/opre.37.6.865"},{"key":"ref14","article-title":"Low Power Pseudo-Random BIST: On Selecting the LFSR Seed","author":"girard","year":"1998","journal-title":"11th Conf Design Integrated Circuits and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1994.367211"},{"key":"ref3","first-page":"614","article-title":"ATPG for Heat Dissipation Minimization During Test Application","author":"wang","year":"1997","journal-title":"ACM \/ IEEE Design Auto Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557026"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706917"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639699"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670912"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref9","first-page":"534","article-title":"Estimating Dynamic Power Consumption of CMOS Circuits","author":"cirit","year":"1987","journal-title":"ACM \/ IEEE Int Conf on CAD"}],"event":{"name":"ISCAS'99. 1999 IEEE International Symposium on Circuits and Systems. VLSI","acronym":"ISCAS-99","location":"Orlando, FL, USA"},"container-title":["ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6311\/16892\/00777817.pdf?arnumber=777817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T15:10:58Z","timestamp":1489158658000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/777817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.1999.777817","relation":{},"subject":[]}}