{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T17:16:02Z","timestamp":1762017362200,"version":"build-2065373602"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/ipdps.2019.00101","type":"proceedings-article","created":{"date-parts":[[2019,9,3]],"date-time":"2019-09-03T01:19:46Z","timestamp":1567473586000},"page":"932-942","source":"Crossref","is-referenced-by-count":20,"title":["LLC-Guided Data Migration in Hybrid Memory Systems"],"prefix":"10.1109","author":[{"given":"Evangelos","family":"Vasilakis","sequence":"first","affiliation":[]},{"given":"Vassilis","family":"Papaefstathiou","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Trancoso","sequence":"additional","affiliation":[]},{"given":"Ioannis","family":"Sourdis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/635508.605403"},{"journal-title":"SNU NPB Suite","year":"2013","key":"ref34"},{"key":"ref10","article-title":"Die-stacked dram caches for servers: Hit ratio, latency, or bandwidth? have it all with footprint cache","author":"jevdjic","year":"2013","journal-title":"ISCA"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446068"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056059"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref27","article-title":"Decoupled sectored caches: conciliating low tag implementation cost and low miss ratio","author":"seznec","year":"1994","journal-title":"ISCA"},{"journal-title":"Nvdimm","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416636"},{"journal-title":"Hybrid Memory Cube Specification 2 1","year":"0","author":"consortium","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.25"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"journal-title":"DDR4 specification","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.39"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.20"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00022"},{"journal-title":"SC","article-title":"Simple but effective heterogeneous main memory with on-chip memory controller support","year":"2010","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/762471.762473"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3205289.3208064"}],"event":{"name":"2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS)","start":{"date-parts":[[2019,5,20]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2019,5,24]]}},"container-title":["2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8804711\/8820774\/08820989.pdf?arnumber=8820989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:12:36Z","timestamp":1657854756000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8820989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2019.00101","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}