{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:52:01Z","timestamp":1725666721905},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639439","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T15:59:56Z","timestamp":1152547196000},"page":"8 pp.","source":"Crossref","is-referenced-by-count":3,"title":["Rapid development of high performance floating-point pipelines for scientific simulation"],"prefix":"10.1109","author":[{"given":"G.","family":"Lienhart","sequence":"first","affiliation":[]},{"given":"A.","family":"Kugel","sequence":"additional","affiliation":[]},{"given":"R.","family":"Manner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Xilinx System Generator v7 1 User Guide","year":"2005","key":"15"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824301"},{"year":"2005","key":"14"},{"key":"11","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/IWRSP.2002.1029733","article-title":"Rapid Prototyping of FPGA Based Floating Point DSP Systems","author":"ho","year":"2002","journal-title":"Proc IEEE Int Workshop Rapid Syst Prototyp"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855374"},{"key":"3","first-page":"637","article-title":"Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture","author":"roesler","year":"2002","journal-title":"Proc Int Conf Field Program Logic Applicat (FPL)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106673"},{"key":"1","first-page":"657","article-title":"A Library of Parameterized Floating-Point Modules and Their Use","author":"belanovic","year":"2002","journal-title":"Proc Int Conf Field Program Logic Applicat (FPL)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968305"},{"key":"7","article-title":"Computing Lennard-Jones Potentials and Forces with Reconfigurable Hardware","author":"scrofano","year":"2004","journal-title":"International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)"},{"year":"0","key":"6"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303135"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515749"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.14"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639439.pdf?arnumber=1639439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T03:22:59Z","timestamp":1497669779000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639439","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}