{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:13:28Z","timestamp":1725516808737},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iolts.2006.47","type":"proceedings-article","created":{"date-parts":[[2006,8,3]],"date-time":"2006-08-03T00:10:31Z","timestamp":1154563831000},"page":"17-22","source":"Crossref","is-referenced-by-count":4,"title":["Path (Min) Delay Faults and Their Impact on Self-Checking Circuits\u0092 Operation"],"prefix":"10.1109","author":[{"given":"C.","family":"Metra","sequence":"first","affiliation":[]},{"given":"M.","family":"Omana","sequence":"additional","affiliation":[]},{"given":"D.","family":"Rossi","sequence":"additional","affiliation":[]},{"given":"J.M.","family":"Cazeaux","sequence":"additional","affiliation":[]},{"given":"T.M.","family":"Mak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.52"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.644039"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.53"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250096"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.65"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1275295"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649606"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041809"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966662"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.585214"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545607"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894201"},{"key":"7","first-page":"130","article-title":"Designing a 3GHz, 130nm, Intel\ufffd Pentium\ufffd 4 Processor","author":"deleganes","year":"0","journal-title":"Proc of IEEE 2002 Symp On VLSI Circuit Dig Of Tech"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912693"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934233"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825121"}],"event":{"name":"12th IEEE International On-Line Testing Symposium (IOLTS'06)","location":"Como, Italy"},"container-title":["12th IEEE International On-Line Testing Symposium (IOLTS'06)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11010\/34694\/01655510.pdf?arnumber=1655510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:28:01Z","timestamp":1489598881000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1655510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iolts.2006.47","relation":{},"subject":[]}}