{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:16:53Z","timestamp":1729624613766,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/interact.2011.7","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T14:57:47Z","timestamp":1310050667000},"page":"17-24","source":"Crossref","is-referenced-by-count":8,"title":["Improving Low Power Processor Efficiency with Static Pipelining"],"prefix":"10.1109","author":[{"given":"Ian","family":"Finlayson","sequence":"first","affiliation":[]},{"given":"Gang-Ryung","family":"Uh","sequence":"additional","affiliation":[]},{"given":"David","family":"Whalley","sequence":"additional","affiliation":[]},{"given":"Gary","family":"Tyson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"19","DOI":"10.3233\/ICA-1998-5103","article-title":"Using Transport Triggered Architectures for Embedded Processor Design","volume":"5","author":"corporaal","year":"1998","journal-title":"Integrated Computer-Aided Engineering"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71229-9_2"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876058"},{"key":"ref6","first-page":"3","article-title":"MiBench: A Free, Commercially Representative Embedded Benchmark Suite","author":"guthaus","year":"2002","journal-title":"Workload Characterization 2001 WWC-4 2001 IEEE International Workshop on"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1017\/S0305004100028322"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1659185"},{"key":"ref12","article-title":"C. 1994. DSP-stone: A DSP-Oriented Benchmarking Methodology","author":"zivojnovic","year":"0","journal-title":"Proceedings of the Fifth International Conference on Signal Processing Applications and Technology (Oct )"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.112"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1145\/1176760.1176778","article-title":"Modulo graph embedding: mapping applications onto coarsegrained reconfigurable architectures","author":"park","year":"2006","journal-title":"Proceedings of the 2006 International Conference on Compilers Architecture and Synthesis for Embedded Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/960116.54023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1065910.1065929"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"}],"event":{"name":"2011 INTERACT-15: 15th Workshop on Interaction between Compilers and Computer Architectures","start":{"date-parts":[[2011,2,12]]},"location":"San Antonio, TX, USA","end":{"date-parts":[[2011,2,12]]}},"container-title":["2011 15th Workshop on Interaction between Compilers and Computer Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5936646\/5936695\/05936715.pdf?arnumber=5936715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,12]],"date-time":"2019-06-12T20:32:53Z","timestamp":1560371573000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5936715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/interact.2011.7","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}