{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:37:41Z","timestamp":1729633061060,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/inis.2015.23","type":"proceedings-article","created":{"date-parts":[[2016,3,17]],"date-time":"2016-03-17T20:29:16Z","timestamp":1458246556000},"page":"286-290","source":"Crossref","is-referenced-by-count":1,"title":["Design and Implementation of Quadruple Floating-Point CORDIC"],"prefix":"10.1109","author":[{"given":"Arun Kumar","family":"Singh","sequence":"first","affiliation":[]},{"given":"Madhav Kumar","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Kailash Chandra","family":"Ray","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2008.14"},{"key":"ref11","article-title":"Fpga Based Floating-Point Library For Cordie Algorithms","author":"muiloz","year":"2010","journal-title":"Programmable Logic Conference (SPL)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20050280"},{"year":"0","key":"ref13","first-page":"1"},{"key":"ref4","first-page":"5.1","article-title":"Building a High Performance Bit-Serial Processor in an FPGA","author":"andraka","year":"1996","journal-title":"Proc Design SuperCon 96"},{"key":"ref3","first-page":"1813","article-title":"A vlsi array architecture for realization of dft, dht, det and dst. Signal Process","volume":"81","author":"maharatna","year":"2001"},{"key":"ref6","article-title":"Efficient FPGA Realization of CORDIC With Application to Robotic Exploration","volume":"56","author":"sridharan","year":"2009","journal-title":"IEEE Transaction on Industrial Electronics"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2010.5704772"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1993.378100"},{"key":"ref7","article-title":"An Optimal Floating-Point Pipeline CMOS CORDIC Processor","author":"de lange","year":"2008","journal-title":"IEEE ISCAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1478786.1478840"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/TEC.1959.5222693","article-title":"The CORDIC Trigonometric Computing Technique","volume":"8","author":"volder","year":"1959","journal-title":"IRE Trans Electronic Computers"},{"article-title":"Behavioral Synthesis of Low Power Floating Point CORDIC Processors","year":"2000","author":"costello","key":"ref9"}],"event":{"name":"2015 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS)","start":{"date-parts":[[2015,12,21]]},"location":"Indore, India","end":{"date-parts":[[2015,12,23]]}},"container-title":["2015 IEEE International Symposium on Nanoelectronic and Information Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7434373\/7434375\/07434441.pdf?arnumber=7434441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T08:31:27Z","timestamp":1498293087000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7434441\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/inis.2015.23","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}