{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:21:03Z","timestamp":1725474063801},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,7]]},"DOI":"10.1109\/icsamos.2006.300816","type":"proceedings-article","created":{"date-parts":[[2007,2,12]],"date-time":"2007-02-12T21:18:11Z","timestamp":1171315091000},"page":"107-114","source":"Crossref","is-referenced-by-count":6,"title":["Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA"],"prefix":"10.1109","author":[{"given":"Simone","family":"Borgio","sequence":"first","affiliation":[]},{"given":"Davide","family":"Bosisio","sequence":"additional","affiliation":[]},{"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[]},{"given":"Matteo","family":"Monchiero","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Santambrogio","sequence":"additional","affiliation":[]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[]},{"given":"Antonino","family":"Tumeo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2003.1235659"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2004.1357296"},{"journal-title":"IBM official website","year":"0","author":"corporation","key":"ref12"},{"journal-title":"Embedded Development Kit HDK 7 1i","year":"2005","author":"inc","key":"ref13"},{"journal-title":"The CoreConnect bus architecture white paper","year":"2004","key":"ref14"},{"key":"ref15","first-page":"167","article-title":"An interface methodology for retarget-table fpga peripherals","author":"lee","year":"2003","journal-title":"Engineering of Reconfigurable Systems and Algorithms"},{"journal-title":"Local Memory Bus (LMB) v1 0 (v1 00a) Xilinx","year":"2005","key":"ref16"},{"journal-title":"Fast Simplex Link (FSL) Bus (v2 00a) Xilinx","year":"2005","key":"ref17"},{"journal-title":"Xilinx UG081 MicroBlaze Processor Reference Guide","year":"2005","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243994"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.953269"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.826824"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1994.324339"},{"key":"ref5","first-page":"258","article-title":"Power efficient processor architecture and the cell processor","author":"hofstee","year":"2005","journal-title":"High-Performance Computer Architecture 2005 HPCA-11 11th International Symposium on"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.9"},{"key":"ref7","first-page":"2","article-title":"Parallel JPEG2000 image coding on multiprocessors","author":"meerwald","year":"2002","journal-title":"Parallel and Distributed Processing Symposium Proceedings International IPDPS 2002 Abstracts and CD-ROM"},{"key":"ref2","first-page":"681","article-title":"The future of multiprocessor systems-on-chips","author":"wolf","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2003.1273240"},{"journal-title":"ISO\/IEC 15444–1 Information technology - JPEG 2000 image coding system - Part 1 Core coding system","year":"2000","key":"ref20"}],"event":{"name":"2006 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","start":{"date-parts":[[2006,7,17]]},"location":"Samos","end":{"date-parts":[[2006,7,20]]}},"container-title":["2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4084735\/4084736\/04084757.pdf?arnumber=4084757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T18:40:54Z","timestamp":1489603254000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4084757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2006.300816","relation":{},"subject":[],"published":{"date-parts":[[2006,7]]}}}