{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:01:44Z","timestamp":1742396504979},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380854","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:54:59Z","timestamp":1194972899000},"page":"446-451","source":"Crossref","is-referenced-by-count":2,"title":["Generating Compact Robust and Non-Robust Tests for Complete Coverage of Path Delay Faults Based on Stuck-at Tests"],"prefix":"10.1109","author":[{"given":"Dong","family":"Xiang","sequence":"first","affiliation":[]},{"given":"Kaiwei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Fujiwara","sequence":"additional","affiliation":[]},{"given":"Jiaguang","family":"Sun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853607"},{"key":"ref11","first-page":"1088","article-title":"On static test compaction and test pattern ordering for scan designs","author":"lin","year":"2001","journal-title":"Proc of IEEE Int Test Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839488(410) 24"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253625"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.805726"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227841"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470630"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.88928"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529827"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","article-title":"Delay Fault Testing for VLSI Circuits","author":"krstic","year":"1998"},{"key":"ref7","first-page":"845","article-title":"Path delay test compaction with process variation tolerance","author":"kajihara","year":"2005","journal-title":"Proc of 42th ACM\/IEEE DesignAutomatzon Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.511566"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470631"},{"key":"ref9","article-title":"On the generation of test patterns for combinationalcircuits","author":"lee","year":"1993","journal-title":"Technical Report 12-93"}],"event":{"name":"2006 International Conference on Computer Design","start":{"date-parts":[[2007,10,1]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380854.pdf?arnumber=4380854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T20:35:46Z","timestamp":1497731746000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380854\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380854","relation":{},"ISSN":["1063-6404"],"issn-type":[{"type":"print","value":"1063-6404"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}