{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:07:21Z","timestamp":1730225241756,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/hpcsim.2011.5999839","type":"proceedings-article","created":{"date-parts":[[2011,8,31]],"date-time":"2011-08-31T15:18:55Z","timestamp":1314803935000},"page":"308-316","source":"Crossref","is-referenced-by-count":9,"title":["Automatic multi-objective optimization of parameters for hardware and code optimizations"],"prefix":"10.1109","author":[{"given":"Ralf","family":"Jahr","sequence":"first","affiliation":[]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[]},{"given":"Horia","family":"Calborean","sequence":"additional","affiliation":[]},{"given":"Lucian","family":"Vintan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78791-4_5"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2005.859737"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/351397.351416"},{"journal-title":"Adaptive Compilation and Inlining","year":"2006","author":"waterman","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21878-1_18"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.28"},{"key":"12","first-page":"9","article-title":"Optimized replacement in the configuration layers of the grid alu processor","author":"jahr","year":"2011","journal-title":"Proceedings of the Second International Workshop on New Frontiers in High-performance and Hardware-aware Computing (HipHaC11)"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"20","article-title":"Technology independent area and delay estimates for microprocessor building blocks","author":"gupta","year":"2000","journal-title":"University of Texas at Austin Tech Rep"},{"key":"22","article-title":"Parametric sizing for processors","author":"rodrigues","year":"2007","journal-title":"Sandia National Laboratories Tech Rep"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"24","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proceedings of the Workload Characterization 2001"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403721"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.76"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2010.5666979"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.67"},{"key":"3","first-page":"202","article-title":"An automatic design space exploration framework for multicore architecture optimizations","author":"calborean","year":"2010","journal-title":"Roedunet International Conference (RoEduNet)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"10","first-page":"71","article-title":"The two-dimensional superscalar GAP processor architecture","volume":"3","author":"uhrig","year":"2010","journal-title":"IARIA International Journal on Advances in Systems and Measurements"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"journal-title":"SPEA2 Improving the strength Pareto evolutionary algorithm","year":"2001","author":"zitzler","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"5","article-title":"JMetal: A java framework for developing multi-objective optimization metaheuristics","author":"durillo","year":"2006","journal-title":"Campus de Teatinos Tech Rep ITI-2006-10"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-5184-0"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MCDM.2009.4938830"}],"event":{"name":"Simulation (HPCS)","start":{"date-parts":[[2011,7,4]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2011,7,8]]}},"container-title":["2011 International Conference on High Performance Computing & Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5979720\/5999789\/05999839.pdf?arnumber=5999839","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:23:19Z","timestamp":1490077399000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5999839\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2011.5999839","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}