{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:04:43Z","timestamp":1767845083952,"version":"3.49.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/fpl.2019.00049","type":"proceedings-article","created":{"date-parts":[[2019,11,13]],"date-time":"2019-11-13T12:32:26Z","timestamp":1573648346000},"page":"254-262","source":"Crossref","is-referenced-by-count":7,"title":["DynaBurst: Dynamically Assemblying DRAM Bursts over a Multitude of Random Accesses"],"prefix":"10.1109","author":[{"given":"Mikhail","family":"Asiatici","sequence":"first","affiliation":[]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2018","journal-title":"Zynq-7000 soc technical reference manual (ug585)"},{"key":"ref11","year":"2011","journal-title":"7 Series FPGAs Memory Interface Solutions"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782836"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"ref15","author":"rotithor","year":"2006","journal-title":"Method and apparatus for out of order memory scheduling"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382172"},{"key":"ref17","first-page":"65","volume":"12","author":"usui","year":"2016","journal-title":"DASH Deadline-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1145\/1394608.1382128","article-title":"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems","volume":"36","author":"mutlu","year":"2008","journal-title":"Computer Architecture News"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/237578.237594"},{"key":"ref4","year":"0","journal-title":"DDR4 SDRAM STANDARD JESD79-4"},{"key":"ref3","year":"0","journal-title":"DDR3 SDRAM Standard JESD79-3F"},{"key":"ref6","first-page":"310","article-title":"Stop Crying Over Your Cache Miss Rate: Handling Efficiently Thousands of Outstanding Misses in FPGAs","author":"asiatici","year":"2019","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref8","year":"2018","journal-title":"Intel® Stratix® 10 SoC Device Design Guidelines (AN-802)"},{"key":"ref7","year":"2017","journal-title":"Zynq UltraScale+ MPSoC Processing System v3 1 (PG201)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19475-7_6"},{"key":"ref9","author":"asiatici","year":"0","journal-title":"Stop Crying Over Your Cache Miss Rate Handling Efficiently Thousands of Outstanding Misses in FPGAs (public repository"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062208"},{"key":"ref20","author":"jacob","year":"2010","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293899"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021734"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689073"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989131"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1145\/2847263.2847283","article-title":"LMC: Automatic resource-aware program-optimized memory partitioning","author":"yang","year":"2016","journal-title":"Proceedings of the 2016 ACM\/SIGDA International Symposium on Field- Programmable Gate Arrays"}],"event":{"name":"2019 29th International Conference on Field Programmable Logic and Applications (FPL)","location":"Barcelona, Spain","start":{"date-parts":[[2019,9,8]]},"end":{"date-parts":[[2019,9,12]]}},"container-title":["2019 29th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8890609\/8891988\/08892073.pdf?arnumber=8892073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T10:51:12Z","timestamp":1658141472000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8892073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/fpl.2019.00049","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}