{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:12:37Z","timestamp":1725783157603},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577344","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T22:11:15Z","timestamp":1475187075000},"page":"1-10","source":"Crossref","is-referenced-by-count":8,"title":["Automated extra pipeline analysis of applications mapped to Xilinx UltraScale+ FPGAs"],"prefix":"10.1109","author":[{"given":"Ilya","family":"Ganusov","sequence":"first","affiliation":[]},{"given":"Henri","family":"Fraisse","sequence":"additional","affiliation":[]},{"given":"Aaron","family":"Ng","sequence":"additional","affiliation":[]},{"given":"Rafael Trapani","family":"Possignolo","sequence":"additional","affiliation":[]},{"given":"Sabya","family":"Das","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847267"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554786"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503059"},{"year":"2004","key":"ref13","article-title":"Design Compiler Reference Manual: Register Retiming"},{"article-title":"Fluid-Pipelines: Elastic circuitry without throughput penalty","year":"2016","author":"possignolo","key":"ref14"},{"year":"2016","key":"ref15","article-title":"UltraScale Architecture and Product Overview"},{"journal-title":"Xilinx ug835","article-title":"Vivado Design Suite Tcl Command Reference Guide","year":"2016","key":"ref16"},{"journal-title":"Xilinx ug892","article-title":"Vivado Design Suite User Guide: Design Flows Overview","year":"2016","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.594829"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2513683.2513692"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577343"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456910"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2660768"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.31"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2008.4616764"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.18"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2016,8,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577344.pdf?arnumber=7577344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T02:56:35Z","timestamp":1476240995000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577344","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}