{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:55Z","timestamp":1772724835575,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/fccm.2017.44","type":"proceedings-article","created":{"date-parts":[[2017,7,3]],"date-time":"2017-07-03T20:43:21Z","timestamp":1499114601000},"page":"125-128","source":"Crossref","is-referenced-by-count":27,"title":["HLScope: High-Level Performance Debugging for FPGA Designs"],"prefix":"10.1109","author":[{"given":"Young-Kyu","family":"Choi","sequence":"first","affiliation":[]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689065"},{"key":"ref11","year":"2017","journal-title":"NVIDIA NVIDIA Nsight"},{"key":"ref12","year":"2017","journal-title":"Rose Compiler Infrastructure"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/162404"},{"key":"ref14","year":"2016","journal-title":"Xilinx - SDAccel Development Environment"},{"key":"ref15","year":"2016","journal-title":"Xilinx Vivado High-level Synthesis UG902"},{"key":"ref4","first-page":"175","article-title":"Performance monitoring for run-time management of reconfigurable devices","author":"deville","year":"2005","journal-title":"Proc IEEE Int Conf Engineering of Reconfigurable Systems and Algorithms"},{"key":"ref3","article-title":"Performance analysis framework for high-level language applications in reconfigurable computing","volume":"3","author":"curreri","year":"2009","journal-title":"ACM Trans Reconfigurable Technology and Systems"},{"key":"ref6","year":"2016","journal-title":"Intel Intel FPGA SDK for OpenCL"},{"key":"ref5","author":"finley","year":"2007","journal-title":"Optimized QuickSort"},{"key":"ref8","first-page":"4","article-title":"Performance analysis challenges and framework for high-performance reconfigurable computing","volume":"34","author":"koehler","year":"2007","journal-title":"Parallel Computing"},{"key":"ref7","year":"2017","journal-title":"Intel Intel VTune Amplifier"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897972"},{"key":"ref1","year":"2013","journal-title":"Alpha Data Alpha Data ADM-PCI E-7V3 Datasheet"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398106"}],"event":{"name":"2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","location":"Napa, CA, USA","start":{"date-parts":[[2017,4,30]]},"end":{"date-parts":[[2017,5,2]]}},"container-title":["2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7964000\/7966626\/07966664.pdf?arnumber=7966664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T03:03:17Z","timestamp":1506999797000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7966664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fccm.2017.44","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}