{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:25:38Z","timestamp":1725495938478},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/dsd.2017.19","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:42Z","timestamp":1506616422000},"page":"9-13","source":"Crossref","is-referenced-by-count":0,"title":["Rapid Estimation of Power-Management Unit Overhead from System-Level Specification"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Macko","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-01418-0_4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.327"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2013.6662154"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2014.6951882"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28293-5_4"},{"journal-title":"Cadence Design Systems","year":"2012","key":"ref15"},{"journal-title":"Power Compiler Power optimization in Design Compiler","year":"2017","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.09.001"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2015","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2016.7807731"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2016.7760801"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314393"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.02.002"},{"journal-title":"Energy-Aware Electronic Systems IEEE","first-page":"1801","year":"2015","key":"ref2"},{"journal-title":"Low Power Methodology Manual For System-on-Chip Design","year":"2007","author":"keating","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.16"}],"event":{"name":"2017 Euromicro Conference on Digital System Design (DSD)","start":{"date-parts":[[2017,8,30]]},"location":"Vienna, Austria","end":{"date-parts":[[2017,9,1]]}},"container-title":["2017 Euromicro Conference on Digital System Design (DSD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8048781\/8049708\/08049761.pdf?arnumber=8049761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:42:55Z","timestamp":1509126175000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8049761\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dsd.2017.19","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}