{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:54:45Z","timestamp":1729673685061,"version":"3.28.0"},"reference-count":49,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/dsd.2012.127","type":"proceedings-article","created":{"date-parts":[[2013,1,7]],"date-time":"2013-01-07T14:10:39Z","timestamp":1357567839000},"page":"335-342","source":"Crossref","is-referenced-by-count":1,"title":["The DeSyRe Project: On-Demand System Reliability"],"prefix":"10.1109","author":[{"given":"I.","family":"Sourdis","sequence":"first","affiliation":[]},{"given":"C.","family":"Strydis","sequence":"additional","affiliation":[]},{"given":"C.S.","family":"Bouganis","sequence":"additional","affiliation":[]},{"given":"B.","family":"Falsafi","sequence":"additional","affiliation":[]},{"given":"G.N.","family":"Gaydadjiev","sequence":"additional","affiliation":[]},{"given":"A.","family":"Malek","sequence":"additional","affiliation":[]},{"given":"R.","family":"Mariani","sequence":"additional","affiliation":[]},{"given":"D.","family":"Pnevmatikatos","sequence":"additional","affiliation":[]},{"given":"D.K.","family":"Pradhan","sequence":"additional","affiliation":[]},{"given":"G.","family":"Rauwerda","sequence":"additional","affiliation":[]},{"given":"K.","family":"Sunesen","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tzilis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TCAD.2009.2013541","article-title":"Combining Data Reuse with Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework","volume":"28","author":"liu","year":"2009","journal-title":"IEEE Trans on CAD of Integrated Circuits and Systems"},{"key":"36","article-title":"A single channel, fail-safe microcontroller to simplify SIL3 safety architectures in automotive applications","author":"mariani","year":"0","journal-title":"Electronic Systems for Vehicles VDI Conference Baden-Baden Germany October 2007"},{"key":"33","article-title":"Olay: Combat the Signs of Aging with Introspective Reliability Management","author":"feng","year":"0","journal-title":"Workshop on Quality-Aware Design (W-QUAD) Jun 2008"},{"key":"34","first-page":"186","article-title":"Maestro: Orchestrating Lifetime Reliability in Chip Multiprocessors","author":"feng","year":"0","journal-title":"Proc Intl Conf on High-Perf Embedded Arch and Compilers (HiPEAC) 2010"},{"journal-title":"International Technology Roadmap for Semiconductors Htty \/\/www itrs net","year":"0","key":"39"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/10.324525"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1016\/S0956-5663(97)00025-0"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0061-5_9"},{"key":"42","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"Journal of Systems Architecture"},{"journal-title":"Exploration Within the Network-on-chip Paradigm","year":"2009","author":"wolkotte","key":"41"},{"journal-title":"Xentium\ufffd DSP Core","year":"0","key":"40"},{"key":"22","first-page":"314","article-title":"On-Line Integrity Monitoring of Microprocessor Control Logic","author":"seongwoo","year":"0","journal-title":"Int'l Conf on Computer Design VLSI in Computers & Processors (ICCD) 2001"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336204"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.18"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311929"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594671"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457059"},{"key":"28","first-page":"69","article-title":"SELF-OPTIMIZING and SELF-VERIFYING DESIGN: A VISION","author":"luk","year":"2007","journal-title":"The Future of Computing Essays in Memory of Stamatis Vassiliadis"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/SASO.2007.2"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.119549"},{"key":"2","article-title":"Neutron soft error rate measurements in a 90-mn CMOS process and scaling trends in SRAM from 0.25-?m to 90-nm generation","author":"hazucha","year":"0","journal-title":"Electron Devices Meeting 2003 IEEE International Technical Digest (IEDM) Dec 2003"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2008.02.011"},{"journal-title":"LEON3FT-RTAX Data Sheet and User's Manual","year":"0","author":"gaisler","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.4"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470463"},{"journal-title":"Error Detecting Logic for Digital Computers","year":"1968","author":"sellers","key":"4"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542340"},{"journal-title":"Universal Processor Architecture for Biomedical Implants - The SiMS Project","year":"2011","author":"strydis","key":"9"},{"key":"8","article-title":"Razor II: Situ Error Detection and Correction for PVT and SER Tolerance","author":"blaauw","year":"0","journal-title":"Solid-State Circuits 2008 IEEE International"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681773"},{"journal-title":"NASA Tech Briefs FPGAs with Reconfigurable Fault-Tolerant Redundancy","year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2006.1655959"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450099"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.107"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2009.39"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.145"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250720"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.42"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891102"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1016\/j.ecl.2003.12.001"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2007.891379"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2011.5963939"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1177\/193229681000400117"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1385\/NI:2:4:417"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.152"}],"event":{"name":"2012 15th Euromicro Conference on Digital System Design (DSD)","start":{"date-parts":[[2012,9,5]]},"location":"Cesme, Izmir, Turkey","end":{"date-parts":[[2012,9,8]]}},"container-title":["2012 15th Euromicro Conference on Digital System Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6384916\/6386869\/06386909.pdf?arnumber=6386909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T01:18:15Z","timestamp":1498007895000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6386909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":49,"URL":"https:\/\/doi.org\/10.1109\/dsd.2012.127","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}