{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T13:56:09Z","timestamp":1777470969255,"version":"3.51.4"},"reference-count":22,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2005.47","type":"proceedings-article","created":{"date-parts":[[2006,3,10]],"date-time":"2006-03-10T16:50:57Z","timestamp":1142009457000},"page":"352-360","source":"Crossref","is-referenced-by-count":56,"title":["Multiple transient faults in logic: an issue for next generation ICs?"],"prefix":"10.1109","author":[{"given":"D.","family":"Rossi","sequence":"first","affiliation":[]},{"given":"M.","family":"Omana","sequence":"additional","affiliation":[]},{"given":"F.","family":"Toma","sequence":"additional","affiliation":[]},{"given":"C.","family":"Metra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826321"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0003"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051742"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.16301"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675139"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173517"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250139"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676535"},{"key":"ref18","article-title":"Design of Self-Testing Checkers for Unidirectional Error Detecting Codes","author":"piestrak","year":"1995","journal-title":"Monographs"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2004.1309974"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/24.510798"},{"key":"ref6","first-page":"61","article-title":"Scaling Trends of Cosmic Rays Induced Soft Errors in Static Latches Beyond 0.18µm","author":"karnik","year":"2001","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0091"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.49"},{"key":"ref7","first-page":"886","article-title":"Novel Transient Fault Hardened Static Latch","author":"oma\u00f1a","year":"2003","journal-title":"Proc IEEE Int Test Conf (ITC 03)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21190"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269335"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393319"},{"key":"ref21","year":"0"}],"event":{"name":"20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","location":"Monterey, CA, USA","acronym":"DFTVS-05"},"container-title":["20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10366\/32969\/01544534.pdf?arnumber=1544534","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T05:03:01Z","timestamp":1489554181000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1544534\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2005.47","relation":{},"subject":[]}}