{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:54:29Z","timestamp":1742385269589},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/dft.2009.40","type":"proceedings-article","created":{"date-parts":[[2010,1,8]],"date-time":"2010-01-08T17:46:24Z","timestamp":1262972784000},"page":"65-73","source":"Crossref","is-referenced-by-count":5,"title":["Novel High Speed Robust Latch"],"prefix":"10.1109","author":[{"given":"M.","family":"Omana","sequence":"first","affiliation":[]},{"given":"D.","family":"Rossi","sequence":"additional","affiliation":[]},{"given":"C.","family":"Metra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393319"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015084"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/23.819105"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.60"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271074"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1070"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"3","first-page":"385","article-title":"CMOS Circuit Design for the Prevention of Single Event Upset","author":"kang","year":"1986","journal-title":"Proc of IEEE Int Conf on Computer Design"},{"journal-title":"Principles of CMOS VLSI Design","year":"1993","author":"weste","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21190"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831449"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299573"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/24.510798"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.15"}],"event":{"name":"2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2009)","start":{"date-parts":[[2009,10,7]]},"location":"Chicago, IL","end":{"date-parts":[[2009,10,9]]}},"container-title":["2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5372211\/5372212\/05372273.pdf?arnumber=5372273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T17:26:55Z","timestamp":1489858015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5372273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dft.2009.40","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}