{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:18:41Z","timestamp":1759331921859},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,4]]},"DOI":"10.1109\/date.2007.364435","type":"proceedings-article","created":{"date-parts":[[2007,6,7]],"date-time":"2007-06-07T20:21:27Z","timestamp":1181247687000},"page":"1-6","source":"Crossref","is-referenced-by-count":20,"title":["Very Wide Register: An Asymmetric Register File Organization for Low Power Embedded Processors"],"prefix":"10.1109","author":[{"given":"Praveen","family":"Raghavan","sequence":"first","affiliation":[]},{"given":"Andy","family":"Lambrechts","sequence":"additional","affiliation":[]},{"given":"Murali","family":"Jayapala","sequence":"additional","affiliation":[]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Working on the Design of a Customizable Ultra-Low Power Processor: A Few Experiments Masters Thesis, ENS Cachan Bretange\/IMEC","year":"2005","author":"domelevo","key":"19"},{"key":"17","article-title":"Modulo scheduling for a fully-distributed clustered VLIW architectures","author":"sa?nchez","year":"2001","journal-title":"Proc of MICRO"},{"journal-title":"TMS320C6000 CPU and Instruction Set Reference Guide","year":"2000","key":"18"},{"key":"15","article-title":"CRISP: A template for reconfigurable instruction set processors","author":"opdebeeck","year":"2001","journal-title":"Proc of FPL"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824366"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.52"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.800451"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220582"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261385"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"journal-title":"Trimaran An Infrastructure for Research in Instruction-Level Parallelism","year":"1999","key":"2"},{"journal-title":"TI DSP Benchmark Suite","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824299"},{"journal-title":"Cacti 4 1","year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.384170"},{"journal-title":"Microprocessor Architectures From VLIW to TTA","year":"1998","author":"corporaal","key":"5"},{"journal-title":"Vector Microprocessors","year":"1998","author":"asanovic?","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476840"},{"journal-title":"Jazz DSP processor Product Brief","year":"1999","key":"8"}],"event":{"name":"Design, Automation & Test in Europe Conference","start":{"date-parts":[[2007,4,16]]},"location":"Nice, France","end":{"date-parts":[[2007,4,20]]}},"container-title":["2007 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4211748\/4211749\/04211945.pdf?arnumber=4211945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T22:16:07Z","timestamp":1489616167000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4211945\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,4]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/date.2007.364435","relation":{},"subject":[],"published":{"date-parts":[[2007,4]]}}}