{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T16:02:56Z","timestamp":1773676976932,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/date.2006.243798","type":"proceedings-article","created":{"date-parts":[[2008,2,7]],"date-time":"2008-02-07T19:37:48Z","timestamp":1202413068000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["Software-Based Self-Test of Processors under Power Constraints"],"prefix":"10.1109","author":[{"family":"Jun Zhou","sequence":"first","affiliation":[]},{"given":"H.-J.","family":"Wunderlich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","author":"van de goor","year":"1998","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"17","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1007\/BF01130407","article-title":"Instruction Level Power Analysis and Optimization of Software","volume":"13","author":"tiwari","year":"1996","journal-title":"Journal of VLSI Signal Processing Systems"},{"key":"18","year":"0"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874029"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"11","first-page":"1080","article-title":"Test Program Synthesis for Path Delay Faults in Microprocessor Cores","author":"lai","year":"2000","journal-title":"Proc 2000 IEEE Int Test Conf"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250785"},{"key":"21","article-title":"Study of the Switching Activity of RISC-Processors exemplified by the Leon-Processor","author":"schuller","year":"2002","journal-title":"Thesis No 2042"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766644"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"23","article-title":"The SPARC Architecture Manual, Version 8","year":"0"},{"key":"24","year":"0"},{"key":"25","year":"0","journal-title":"Data Sheet PrimePower Full-Chip Dynamic Power Analysis for Multimillion-Gate Design"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556962"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676471"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253736"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCSH.1995.532654"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219068"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843853"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655852"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639687"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915026"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253691"}],"event":{"name":"2006 Design, Automation and Test in Europe","location":"Munich, Germany","start":{"date-parts":[[2006,3,6]]},"end":{"date-parts":[[2006,3,10]]}},"container-title":["Proceedings of the Design Automation & Test in Europe Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11014\/34699\/01656919.pdf?arnumber=1656919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T04:19:33Z","timestamp":1497759573000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1656919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/date.2006.243798","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}