{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:02:48Z","timestamp":1725393768097},"reference-count":1,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2005.70","type":"proceedings-article","created":{"date-parts":[[2005,4,1]],"date-time":"2005-04-01T15:16:50Z","timestamp":1112368610000},"page":"860-861","source":"Crossref","is-referenced-by-count":7,"title":["At-Speed Logic BIST for IP Cores"],"prefix":"10.1109","author":[{"given":"B.","family":"Cheon","sequence":"first","affiliation":[]},{"given":"E.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"L.-T.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"X.","family":"Wen","sequence":"additional","affiliation":[]},{"given":"P.","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"J.","family":"Cho","sequence":"additional","affiliation":[]},{"given":"J.","family":"Park","sequence":"additional","affiliation":[]},{"given":"H.","family":"Chao","sequence":"additional","affiliation":[]},{"given":"S.","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","author":"wang","key":"1"}],"event":{"name":"Design, Automation and Test in Europe","location":"Munich, Germany"},"container-title":["Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9609\/30361\/01395690.pdf?arnumber=1395690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T19:26:29Z","timestamp":1489519589000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1395690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":1,"URL":"https:\/\/doi.org\/10.1109\/date.2005.70","relation":{},"subject":[]}}