{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:56:24Z","timestamp":1742403384789,"version":"3.28.0"},"reference-count":60,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/conect.2005.12","type":"proceedings-article","created":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T15:41:15Z","timestamp":1160581275000},"page":"13-22","source":"Crossref","is-referenced-by-count":21,"title":["Challenges in Building a Flat-Bandwidth Memory Hierarchy for a Large-Scale Computer with Proximity Communication"],"prefix":"10.1109","author":[{"given":"R.","family":"Drost","sequence":"first","affiliation":[]},{"given":"C.","family":"Forrest","sequence":"additional","affiliation":[]},{"given":"B.","family":"Guenin","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ho","sequence":"additional","affiliation":[]},{"given":"A.V.","family":"Krishnamoorthy","sequence":"additional","affiliation":[]},{"given":"D.","family":"Cohen","sequence":"additional","affiliation":[]},{"given":"J.E.","family":"Cunningham","sequence":"additional","affiliation":[]},{"given":"B.","family":"Tourancheau","sequence":"additional","affiliation":[]},{"given":"A.","family":"Zingher","sequence":"additional","affiliation":[]},{"given":"A.","family":"Chow","sequence":"additional","affiliation":[]},{"given":"G.","family":"Lauterbach","sequence":"additional","affiliation":[]},{"given":"I.","family":"Sutherland","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2004.54"},{"key":"36","first-page":"1529","article-title":"Proximity communication","author":"drost","year":"2004","journal-title":"IEEE JSSC"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106783"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106786"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2004.841269"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332635"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914082"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/6040.784476"},{"key":"41","article-title":"Calculations for thermal interface materials","volume":"9","author":"guenin","year":"2003","journal-title":"Electronics Cooling"},{"key":"40","first-page":"251","article-title":"Manifold microchannel heat sinks: Isothermial analysis","author":"copeland","year":"1966","journal-title":"Proceedings InterSociety Conference on Thermal Phenomena"},{"journal-title":"Ultra2 Workstation Architecture","year":"1999","key":"22"},{"key":"23","article-title":"Earth simulator running","author":"sato","year":"2002","journal-title":"Intl Supercomputing Conf"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2004.09.004"},{"journal-title":"UltraSPARC IV Processor Architecture Overview","year":"2004","key":"25"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0885"},{"journal-title":"XDR XIO Data Sheet Summary","year":"0","key":"3"},{"key":"2","first-page":"1406","article-title":"Design and analysis methodologies of a 6.4 Gb\/s memory interconnect system","author":"beyene","year":"2004","journal-title":"Electronic Comp and Tech"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.668986"},{"key":"30","first-page":"12","article-title":"Trends in high-performance microprocessor design","author":"klauser","year":"2001","journal-title":"Telematik-2001"},{"journal-title":"Int'l Technology Roadmap for Semiconductors","year":"2003","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"journal-title":"PCI-X 2 0 High Performance Backward Compatible PCI for the Future","year":"0","key":"4"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727028"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1177\/1094342004048540"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835837"},{"key":"59","doi-asserted-by":"publisher","DOI":"10.1109\/71.707539"},{"key":"58","doi-asserted-by":"crossref","first-page":"874","DOI":"10.1145\/185675.185682","article-title":"The turn model for adaptive routing","author":"glass","year":"1994","journal-title":"J ACM"},{"journal-title":"Graphical Enumeration","year":"1973","author":"harary","key":"57"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"19","first-page":"1","article-title":"UltraSPARC IV mirrors predecessor","author":"krewell","year":"2003","journal-title":"Microprocessor Report"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1016\/0376-5075(79)90032-1"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050169"},{"key":"18","first-page":"175","article-title":"Performance characteristics of the Cray X1 and their implications for application perf. tuning","author":"shan","year":"2004","journal-title":"Supercomputing Conf"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1109\/IPDPS.2003.1213159","article-title":"A comparison between the Earth Simiulator and AlphaServer systems using predictive application performance models","author":"kerbyson","year":"2003","journal-title":"Proc Symp Parallel and Distributed Processing"},{"journal-title":"SGI Altix 3000 Hardware","year":"0","key":"16"},{"key":"13","article-title":"An overview of the BlueGene\/L supercomputer","author":"adiga","year":"2002","journal-title":"Proc ACM\/IEEE Conf Supercomputing"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1147\/sj.402.0310"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/2.889095"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.2172\/843058","article-title":"Universities of Mannheim and Tennessee","author":"meuer","year":"0","journal-title":"Top500 Supercomputer Sites"},{"journal-title":"Overview of Recent Supercomputers","year":"0","author":"van der steen","key":"21"},{"journal-title":"Sun Fire E25K Datasheet","year":"0","key":"20"},{"key":"60","first-page":"575","article-title":"Designing deadlock-free turn-restricted routing algorithms for irregular wormhole-routed network","author":"yang","year":"2001","journal-title":"J Information Science and Engineering"},{"key":"49","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/2944.778301","article-title":"AMOEBA: An optoelectronic switch for multiproc. networking using dense-WDM","author":"krishnamoorthy","year":"1999","journal-title":"IEEE J Special Topics in Quantum Elec"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221224"},{"key":"45","article-title":"Managing wire scaling: A circuit perspective","author":"ho","year":"2003","journal-title":"IEEE Int Interconnect Technol Conf"},{"key":"44","first-page":"240","article-title":"Long wires and asynchronous control","author":"ho","year":"2004","journal-title":"IEEE A Sync 2004"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499187"},{"key":"10","article-title":"Memory bandwidth and machine balance in current high performance computers","author":"mccalpin","year":"1995","journal-title":"IEEE Technical Committee on Comp Arch (TCCA) Newsletter"},{"key":"51","article-title":"Fibre-to-the-chip: VCSEL arrays for integration with VLSI circuits","author":"krishnamoorthy","year":"2003","journal-title":"Handbook of Laser Tech and Applications Vol 3 Ed C"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1109\/40.342015"},{"key":"53","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.1996.517571"},{"key":"54","doi-asserted-by":"publisher","DOI":"10.1364\/IP.2005.IThA3"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1002\/047134608X.W6034"}],"event":{"name":"13th Symposium on High Performance Interconnects (HOTI'05)","location":"Stanford, CA, USA"},"container-title":["13th Symposium on High Performance Interconnects (HOTI'05)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10367\/32970\/01544572.pdf?arnumber=1544572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:03:00Z","timestamp":1602691380000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1544572"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":60,"URL":"https:\/\/doi.org\/10.1109\/conect.2005.12","relation":{},"subject":[]}}