{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:05:37Z","timestamp":1729677937247,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/cis.2016.0027","type":"proceedings-article","created":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T02:17:31Z","timestamp":1484878651000},"page":"82-86","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic Ternary Logic Gate Using Neuron-MOS Literal Circuit and Double Pass-Transistor Logic"],"prefix":"10.1109","author":[{"given":"Guoqiang","family":"Hang","sequence":"first","affiliation":[]},{"given":"Yang","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Danyan","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Xiaohui","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/16.137325"},{"key":"ref11","first-page":"180","article-title":"Down literal circuit with neuron-MOS transistors and its applications","author":"shen","year":"1999","journal-title":"Proc ISMVL"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ISMVL.2004.1319943"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISMVL.2007.23"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ISMVL.2002.1011100"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ISMVL.2010.22"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ICSICT.2014.7021590"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/CIS.2015.39"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1049\/ip-g-2.1990.0005"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1083","DOI":"10.1049\/el:19980754","article-title":"cmos dynamic ternary circuit with full logic swing and zero-static power consumption","volume":"34","author":"toto","year":"1998","journal-title":"Electronics Letters"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1049\/el:19940542"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/GLSV.1998.665204"},{"key":"ref5","first-page":"882","article-title":"Low power CMOS dynamic ternary circuit using double pass-transistor logic","volume":"39","author":"hang","year":"2005","journal-title":"Journal of Zhejiang University SCIENCE"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/4.245595"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MWSCAS.2002.1187268"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/4.231326"},{"key":"ref1","article-title":"Survey of multiple-valued circuit technologies (invited talk)","author":"tanno","year":"2002","journal-title":"International Workshop on Post-Binary ULSI Systems"},{"key":"ref9","first-page":"198","article-title":"Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit","author":"park","year":"2004","journal-title":"Proc of ISMVL"}],"event":{"name":"2016 12th International Conference on Computational Intelligence and Security (CIS)","start":{"date-parts":[[2016,12,16]]},"location":"Wuxi, China","end":{"date-parts":[[2016,12,19]]}},"container-title":["2016 12th International Conference on Computational Intelligence and Security (CIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7819579\/7820391\/07820418.pdf?arnumber=7820418","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T19:43:14Z","timestamp":1568749394000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7820418\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/cis.2016.0027","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}