{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T02:21:22Z","timestamp":1725589282861},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ats.2000.893644","type":"proceedings-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T21:03:12Z","timestamp":1036702992000},"page":"323-328","source":"Crossref","is-referenced-by-count":12,"title":["TOF: a tool for test pattern generation optimization of an FPGA application oriented test"],"prefix":"10.1109","author":[{"given":"M.","family":"Renovell","sequence":"first","affiliation":[]},{"given":"J.M.","family":"Portal","sequence":"additional","affiliation":[]},{"given":"P.","family":"Faure","sequence":"additional","affiliation":[]},{"given":"J.","family":"Figueras","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810776"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510892"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743311"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643965"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1997.619399"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2000.873782"},{"journal-title":"The Programmable Logic Data Book","year":"1994","author":"xilinx","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743180"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/FPGA.1996.242437","article-title":"evaluation of fpga resources for built-in self-test of programmable logic blocks","author":"stroud","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600278"},{"key":"ref5","first-page":"1037","article-title":"Detection of Bridging Faults in Logic Resources of Configurable FPGAs Using IDDQ","author":"zhao","year":"1998","journal-title":"International Test Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1996.555139"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/FPGA.1996.242436","article-title":"diagnosing programmable interconnect systems for fpgas","author":"lombardi","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"journal-title":"Field-Programmable Gate Array Technology","year":"1994","key":"ref2"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","author":"brown","year":"1992","journal-title":"Field-Programmable Gate Arrays"},{"key":"ref9","first-page":"4","article-title":"Minimal Sets of Test Configurations for the Logic Cells of XILINX, ALTERA and LUCENT FPGAs","author":"renovell","year":"2000","journal-title":"IEEE DDECS conference"}],"event":{"name":"Ninth Asian Test Symposium","acronym":"ATS-00","location":"Taipei, Taiwan"},"container-title":["Proceedings of the Ninth Asian Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7181\/19338\/00893644.pdf?arnumber=893644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T09:57:03Z","timestamp":1497520623000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/893644\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ats.2000.893644","relation":{},"subject":[]}}