{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:52:41Z","timestamp":1730199161077,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,1]]},"DOI":"10.1109\/aspdac.2007.358052","type":"proceedings-article","created":{"date-parts":[[2007,5,30]],"date-time":"2007-05-30T13:51:12Z","timestamp":1180533072000},"page":"601-608","source":"Crossref","is-referenced-by-count":11,"title":["Improving XOR-Dominated Circuits by Exploiting Dependencies between Operands"],"prefix":"10.1109","author":[{"given":"Ajay K.","family":"Verma","sequence":"first","affiliation":[]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Computer Arithmetic Systems","year":"1994","author":"omondi","key":"ref10"},{"key":"ref11","article-title":"An exact minimization of AND-EXOR expressions using BDD's","author":"sasao","year":"1993","journal-title":"Proc IFIP 10 5 Workshop Applications Reed-Muller Expansion Circuit Design"},{"key":"ref12","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.84935"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.660163"},{"journal-title":"Synopsys Creating High-Speed Data-Path Components—Application Note","year":"2001","key":"ref15"},{"key":"ref16","first-page":"215","article-title":"An optimal allocation of carry-save-adders in arithmetic circuits","volume":"c 50","author":"um","year":"2001","journal-title":"IEEE Transactions on Computers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382683"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337323"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.73590"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref6","first-page":"974","article-title":"Circuit optimization using carry-save-adder cells","volume":"cad 17","author":"kim","year":"1998","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref5"},{"key":"ref8","article-title":"Fast heuristic minimization of exclusive-sums-of-product","author":"mishchenko","year":"2001","journal-title":"Proceedings of the 5th International Reed-Muller Workshop"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.312.0187"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244121"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"}],"event":{"name":"2007 Asia and South Pacific Design Automation Conference","start":{"date-parts":[[2007,1,23]]},"location":"Yokohama","end":{"date-parts":[[2007,1,26]]}},"container-title":["2007 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4195969\/4144549\/04196098.pdf?arnumber=4196098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,10]],"date-time":"2019-01-10T18:15:10Z","timestamp":1547144110000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4196098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2007.358052","relation":{},"subject":[],"published":{"date-parts":[[2007,1]]}}}